research-article

Public Access

Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories

Authors:

Yuan XieAuthors Info & Claims

DAC '16: Proceedings of the 53rd Annual Design Automation Conference

Article No.: 173, Pages 1 - 6

https://doi.org/10.1145/2897937.2898064

Published: 05 June 2016 Publication History

Abstract

Processing-in-memory (PIM) provides high bandwidth, massive parallelism, and high energy efficiency by implementing computations in main memory, therefore eliminating the overhead of data movement between CPU and memory. While most of the recent work focused on PIM in DRAM memory with 3D die-stacking technology, we propose to leverage the unique features of emerging non-volatile memory (NVM), such as resistance-based storage and current sensing, to enable efficient PIM design in NVM. We propose Pinatubo¹, a <u>P</u>rocessing <u>I</u>n <u>N</u>on-volatile memory <u>A</u>rchi<u>T</u>ecture for b<u>U</u>lk <u>B</u>itwise <u>O</u>perations. Instead of integrating complex logic inside the cost-sensitive memory, Pinatubo redesigns the read circuitry so that it can compute the bitwise logic of two or more memory rows very efficiently, and support one-step multi-row operations. The experimental results on data intensive graph processing and database applications show that Pinatubo achieves a ~500× speedup, ~28000× energy saving on bitwise operations, and 1.12× overall speedup, 1.11× overall energy saving over the conventional processor.

References

[1]

Laboratory for web algorithmics. http://law.di.unimi.it/.

[2]

The star experiment. http://www.star.bnl.gov/.

[3]

J. Ahn et al. Pim-enabled instructions: A low-overhead, locality-aware processing-in-memory architecture. In ISCA, pages 336--348. ACM, 2015.

Digital Library

[4]

J. Ahn et al. A scalable processing-in-memory accelerator for parallel graph processing. In ISCA, pages 105--117. ACM, 2015.

Digital Library

[5]

S. Beamer et al. Direction-optimizing breadth-first search. In SC, pages 1--10, Nov 2012.

Digital Library

[6]

J. Bruce et al. Fast and inexpensive color image segmentation for interactive robots. In IROS, volume 3, 2000.

[7]

T. E. Carlson et al. Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In SC, pages 52:1--52:12. ACM, 2011.

Digital Library

[8]

M.-F. Chang et al. An offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory. JSSC, 48(3):864--877, March 2013.

[9]

K. Chen et al. Cacti-3dd: Architecture-level modeling for 3d die-stacked dram main memory. In DATE, pages 33--38, 2012.

Digital Library

[10]

G. De Sandre et al. A 90nm 4mb embedded phase-change memory with 1.2v 12ns read access time and 1mb/s write throughput. In ISSCC, pages 268--269, Feb 2010.

[11]

X. Dong et al. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. TCAD, 31(7):994--1007, July 2012.

Digital Library

[12]

Q. Guo et al. Ac-dimm: associative computing with stt-mram. In ISCA, pages 189--200. ACM, 2013.

Digital Library

[13]

S. Hamdioui et al. Memristor based computation-in-memory architecture for data-intensive applications. In DATE, pages 1718--1725, 2015.

Digital Library

[14]

S. W. Keckler et al. Gpus and the future of parallel computing. IEEE Micro, (5):7--17, 2011.

Digital Library

[15]

B. C. Lee et al. Architecting phase change memory as a scalable dram alternative. In ISCA, pages 2--13. ACM, 2009.

Digital Library

[16]

H. Li et al. A learnable parallel processing architecture towards unity of memory and computing. Scientific reports, 5, 2015.

[17]

J. Li et al. 1 mb 0.41 um 2t-2r cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing. JSSC, 49(4):896--907, April 2014.

[18]

R. Nair et al. Active memory cube: A processing-in-memory architecture for exascale systems. IBM Journal of Research and Development, 59(2/3):17:1--17:14, March 2015.

Digital Library

[19]

D. Patterson et al. A case for intelligent ram. IEEE Micro, 17(2):34--44, 1997.

Digital Library

[20]

J. T. Pawlowski. Hybrid memory cube (hmc). In Hot Chips, volume 23, 2011.

[21]

M. Pedemonte and other. Bitwise operations for gpu implementation of genetic algorithms. In GECCO, pages 439--446. ACM, 2011.

Digital Library

[22]

V. Seshadri et al. Fast bulk bitwise and and or in dram. CAL, PP(99):1--1, 2015.

Digital Library

[23]

K. Suzuki et al. The non-volatile memory technology database (nvmdb). Technical Report CS2015-1011, UCSD, May 2015.

[24]

K. Tsuchida et al. A 64mb mram with clamped-reference and adequate-reference schemes. In ISSCC, pages 258--259, 2010.

[25]

Y. Wang et al. Propram: Exploiting the transparent logic resources in non-volatile memory for near data computing. In DAC, pages 47:1--47:6. ACM, 2015.

Digital Library

[26]

K. Wu. Fastbit: an efficient indexing technology for accelerating data-intensive science. In Journal of Physics, volume 16, page 556, 2005.

[27]

J. Zhao et al. Memory and storage system design with nonvolatile memory technologies. IPSJ, 8(0):2--11, 2015.

[28]

P. Zhou et al. A durable and energy efficient main memory using phase change memory technology. In ISCA, 2009.

Digital Library

Cited By

Angizi SFahmi NNajafi DZhang WFan D(2024)PANDA: Processing in Magnetic Random-Access Memory-Accelerated de Bruijn Graph-Based DNA AssemblyJournal of Low Power Electronics and Applications10.3390/jlpea1401000914:1(9)Online publication date: 2-Feb-2024
https://doi.org/10.3390/jlpea14010009
Chowdhury ZCilasun HResch SZabihi MLv YZink BWang JSapatnekar SKarpuzcu U(2024)On Gate Flip Errors in Computing-In-Memory2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546875(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546875
Tang CNie CQian WHe Z(2024)PIMLC: Logic Compiler for Bit-Serial Based PIM2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546754(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546754
Show More Cited By

Recommendations

WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...
A Novel Memory Block Management Scheme for PCM Using WOM-Code
HPCC-CSS-ICESS '15: Proceedings of the 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conf on Embedded Software and Systems

Phase Change Memory (PCM) is a promising DRAM replacement in embedded systems due to its attractive characteristics including low static power consumption and high density. However, long write latency is one of the major drawbacks in current PCM ...
Mellow writes: extending lifetime in resistive memories through selective slow write backs
ISCA'16

Emerging resistive memory technologies, such as PCRAM and ReRAM, have been proposed as promising replacements for DRAM-based main memory, due to their better scalability, low standby power, and non-volatility. However, limited write endurance is a major ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

DAC '16: Proceedings of the 53rd Annual Design Automation Conference

June 2016

1048 pages

ISBN:9781450342360

DOI:10.1145/2897937

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 June 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Funding Sources

Conference

DAC '16

DAC '16: The 53rd Annual Design Automation Conference 2016

June 5 - 9, 2016

Texas, Austin

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

354
Total Citations
View Citations
2,603
Total Downloads

Downloads (Last 12 months)339
Downloads (Last 6 weeks)39

Reflects downloads up to 05 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Angizi SFahmi NNajafi DZhang WFan D(2024)PANDA: Processing in Magnetic Random-Access Memory-Accelerated de Bruijn Graph-Based DNA AssemblyJournal of Low Power Electronics and Applications10.3390/jlpea1401000914:1(9)Online publication date: 2-Feb-2024
https://doi.org/10.3390/jlpea14010009
Chowdhury ZCilasun HResch SZabihi MLv YZink BWang JSapatnekar SKarpuzcu U(2024)On Gate Flip Errors in Computing-In-Memory2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546875(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546875
Tang CNie CQian WHe Z(2024)PIMLC: Logic Compiler for Bit-Serial Based PIM2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546754(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546754
Farzaneh HDe Lima JNezhadi Khelejani AKhan AMayahinia MTahoori MCastrillon JDe V(2024)SHERLOCK: Scheduling Efficient and Reliable Bulk Bitwise Operations in NVMsProceedings of the 61st ACM/IEEE Design Automation Conference10.1145/3649329.3658485(1-6)Online publication date: 23-Jun-2024
https://dl.acm.org/doi/10.1145/3649329.3658485
Bera PCahoon SBhanja SJones A(2024)SPIMulator: A Spintronic Processing-in-memory Simulator for RacetracksACM Transactions on Embedded Computing Systems10.1145/364511223:6(1-27)Online publication date: 11-Sep-2024
https://dl.acm.org/doi/10.1145/3645112
Aflalo NYalon EKvatinsky S(2024)Bitwise Logic Using Phase Change Memory Devices Based on the Pinatubo Architecture2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)10.1109/VLSID60093.2024.00103(583-586)Online publication date: 6-Jan-2024
https://doi.org/10.1109/VLSID60093.2024.00103
Gajaria DGomez KAdegbija T(2024)STT-RAM-Based Hierarchical in-Memory ComputingIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2024.343085335:9(1615-1629)Online publication date: Sep-2024
https://doi.org/10.1109/TPDS.2024.3430853
Lv YWang J(2024)Manufacturability Evaluation of Magnetic Tunnel Junction-Based Computational Random Access MemoryIEEE Transactions on Magnetics10.1109/TMAG.2023.332393560:5(1-7)Online publication date: May-2024
https://doi.org/10.1109/TMAG.2023.3323935
Perach BRonen RKimelfeld BKvatinsky S(2024)Understanding Bulk-Bitwise Processing In-Memory Through Database AnalyticsIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2023.331518912:1(7-22)Online publication date: Jan-2024
https://doi.org/10.1109/TETC.2023.3315189
Tong ZXu YLiu YDuan XTang HZhao SLi CLin ZWu XWang ZLin X(2024)A High Throughput In-MRAM-Computing Scheme Using Hybrid p-SOT-MTJ/GAA-CNTFETIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2023.334160871:2(606-619)Online publication date: Feb-2024
https://doi.org/10.1109/TCSI.2023.3341608
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents