research-article

CASA: correlation-aware speculative adders

Authors:

Zhiru ZhangAuthors Info & Claims

ISLPED '14: Proceedings of the 2014 international symposium on Low power electronics and design

Pages 189 - 194

https://doi.org/10.1145/2627369.2627635

Published: 11 August 2014 Publication History

Abstract

Speculative adders divide addition into subgroups and execute them in parallel for higher execution speed and energy efficiency, but at the risk of generating incorrect results. In this paper, we propose a lightweight correlation-aware speculative addition (CASA) method, which exploits the correlation between input data and carry-in values observed in real-life benchmarks to improve the accuracy of speculative adders. Experimental results show that applying the CASA method leads to a significant reduction in error rate with only marginal overhead in timing, area, and power consumption.

References

[1]

N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, et al. The gem5 simulator. ACM SIGARCH Computer Architecture News, 39(2):1--7, 2011.

Digital Library

[2]

K. Du, P. Varman, and K. Mohanram. High performance reliable variable latency carry select addition. In Proceedings of the conference on Design, automation and test in Europe, pages 1257--1262, 2012.

Digital Library

[3]

P. Gupta, Y. Agarwal, L. Dolecek, N. Dutt, R. K. Gupta, R. Kumar, S. Mitra, A. Nicolau, T. S. Rosing, M. B. Srivastava, et al. Underdesigned and opportunistic computing in presence of hardware variability. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 32(1):8--23, 2013.

Digital Library

[4]

V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy. Low-power digital signal processing using approximate adders. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 32(1):124--137, 2013.

Digital Library

[5]

M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, pages 3--14, 2001.

Digital Library

[6]

K. He, A. Gerstlauer, and M. Orshansky. Circuit-level timing-error acceptance for design of energy-efficient dct/idct-based systems. Circuits and Systems for Video Technology, IEEE Transactions on, 23(6):961--974, 2013.

Digital Library

[7]

R. Hegde and N. R. Shanbhag. Energy-efficient signal processing via algorithmic noise-tolerance. In Proceedings of the 1999 international symposium on Low power electronics and design, pages 30--35, 1999.

Digital Library

[8]

R. Hegde and N. R. Shanbhag. Soft digital signal processing. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 9(6):813--823, 2001.

Digital Library

[9]

J. Huang, J. Lach, and G. Robins. A methodology for energy-quality tradeoff using imprecise hardware. In Proceedings of the 49th Annual Design Automation Conference, pages 504--509, 2012.

Digital Library

[10]

A. B. Kahng and S. Kang. Accuracy-configurable adder for approximate arithmetic designs. In Proceedings of the 49th Annual Design Automation Conference, pages 820--825, 2012.

Digital Library

[11]

S.-L. Lu. Speeding up processing with approximation circuits. Computer, 37(3):67--73, 2004.

Digital Library

[12]

J. Miao, K. He, A. Gerstlauer, and M. Orshansky. Modeling and synthesis of quality-energy optimal approximate adders. In Proceedings of the International Conference on Computer-Aided Design, pages 728--735, 2012.

Digital Library

[13]

A. K. Verma, P. Brisk, and P. Ienne. Variable latency speculative addition: a new paradigm for arithmetic circuit design. In Proceedings of the conference on Design, automation and test in Europe, pages 1250--1255, 2008.

Digital Library

[14]

R. Ye, T. Wang, F. Yuan, R. Kumar, and Q. Xu. On reconfiguration-oriented approximate adder design and its application. In Proceedings of International Conference on Computer-Aided Design, 2013.

Digital Library

[15]

N. Zhu, W. L. Goh, G. Wang, and K. S. Yeo. Enhanced low-power high-speed adder for error-tolerant application. In Proceedings of the 7th International SoC Design Conference, pages 323--327, 2010.

[16]

N. Zhu, W. L. Goh, and K. S. Yeo. An enhanced low-power high-speed adder for error-tolerant application. In Proceedings of the 12th International Symposium on Integrated Circuits, pages 69--72, 2009.

[17]

N. Zhu, W. L. Goh, W. Zhang, K. S. Yeo, and Z. H. Kong. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 18(8):1225--1229, 2010.

Digital Library

Cited By

Fan XZhang TLi HLiu HLu SHan J(2023)DACA: Dynamic Accuracy-Configurable Adders for Energy-Efficient Multi-Precision ComputingIEEE Transactions on Nanotechnology10.1109/TNANO.2023.329732522(400-408)Online publication date: 2023
https://doi.org/10.1109/TNANO.2023.3297325
Kandiah VGok ATziantzioulis GHardavellas N(2021) ST 2 GPU: An Energy-Efficient GPU Design with Spatio-Temporal Shared-Thread Speculative Adders 2021 58th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18074.2021.9586093(271-276)Online publication date: 5-Dec-2021
https://doi.org/10.1109/DAC18074.2021.9586093
Fan YCampanoni SJoseph RManne SHunter HAltman E(2019)Time squeezing for tiny devicesProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322268(657-670)Online publication date: 22-Jun-2019
https://dl.acm.org/doi/10.1145/3307650.3322268
Show More Cited By

Index Terms

CASA: correlation-aware speculative adders
1. Hardware
  1. Integrated circuits
    1. Logic circuits
      1. Arithmetic and datapath circuits

Recommendations

A power-driven multiplication instruction-set design method for ASIPs

This paper presents a novel power-driven multiplication instruction-set design method for application-specific instruction-set processors (ASIPs). Based on a dual-and-configurable-multiplier structure, our proposed method devises a multiplication ...
Energy-efficient instruction set synthesis for application-specific processors
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design

Several techniques have been proposed to enhance the energy-efficiency of ASIPs (Application-Specific Instruction set Processors). While those techniques can reduce the energy consumption with a minimal change in the instruction set (IS), they fail to ...
Adaptive front-end throttling for superscalar processors
ISLPED '14: Proceedings of the 2014 international symposium on Low power electronics and design

To achieve high performance, conventional superscalar processors maintain maximum front-end instruction delivery bandwidth, which is often suboptimal when program behavior and priority metrics change. This paper proposes an adaptive front-end throttling ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '14: Proceedings of the 2014 international symposium on Low power electronics and design

August 2014

398 pages

ISBN:9781450329750

DOI:10.1145/2627369

General Chairs:
Yuan Xie
UCSB, USA
,
Tanay Karnik
Intel, USA
,
Program Chairs:
Muhammad M. Khellah
Intel, USA
,
Renu Mehra
Synopsys, USA

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 11 August 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Xilinx Inc
Division of Computing and Communication Foundations

Conference

ISLPED'14

Sponsor:

SIGDA

ISLPED'14: International Symposium on Low Power Electronics and Design

August 11 - 13, 2014

California, La Jolla, USA

Acceptance Rates

ISLPED '14 Paper Acceptance Rate 63 of 184 submissions, 34%;

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
126
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Fan XZhang TLi HLiu HLu SHan J(2023)DACA: Dynamic Accuracy-Configurable Adders for Energy-Efficient Multi-Precision ComputingIEEE Transactions on Nanotechnology10.1109/TNANO.2023.329732522(400-408)Online publication date: 2023
https://doi.org/10.1109/TNANO.2023.3297325
Kandiah VGok ATziantzioulis GHardavellas N(2021) ST 2 GPU: An Energy-Efficient GPU Design with Spatio-Temporal Shared-Thread Speculative Adders 2021 58th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18074.2021.9586093(271-276)Online publication date: 5-Dec-2021
https://doi.org/10.1109/DAC18074.2021.9586093
Fan YCampanoni SJoseph RManne SHunter HAltman E(2019)Time squeezing for tiny devicesProceedings of the 46th International Symposium on Computer Architecture10.1145/3307650.3322268(657-670)Online publication date: 22-Jun-2019
https://dl.acm.org/doi/10.1145/3307650.3322268
Xu WSapatnekar SHu J(2018)A Simple Yet Efficient Accuracy-Configurable Adder DesignIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2018.280308126:6(1112-1125)Online publication date: Jun-2018
https://doi.org/10.1109/TVLSI.2018.2803081
Gok AHardavellas NBehjat LHan JVelev MChen D(2017)VaLHALLAProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060437(17-22)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060437
Al-Maaitah KTarawneh GSoltan AQiqieh IYakovlev A(2017)Approximate adder segmentation technique and significance-driven error correction2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)10.1109/PATMOS.2017.8106986(1-6)Online publication date: Sep-2017
https://doi.org/10.1109/PATMOS.2017.8106986
Chen XEltawil AKurdahi F(2017)Low Latency Approximate Adder for Highly Correlated Input Streams2017 IEEE International Conference on Computer Design (ICCD)10.1109/ICCD.2017.26(121-124)Online publication date: Nov-2017
https://doi.org/10.1109/ICCD.2017.26
Yu CCiesielski M(2016)Analyzing Imprecise Adders Using BDDs -- A Case Study2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI.2016.85(152-157)Online publication date: Jul-2016
https://doi.org/10.1109/ISVLSI.2016.85
Liu GZhang Z(2015)A reconfigurable analog substrate for highly efficient maximum flow computationProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744781(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744781
Chen IHayes J(2015)Low-Area and High-Speed Approximate Matrix-Vector MultiplierProceedings of the 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems10.1109/DDECS.2015.35(23-28)Online publication date: 22-Apr-2015
https://dl.acm.org/doi/10.1109/DDECS.2015.35

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents