Article

Free access

The design and implementation of PowerMill

Authors:

Charlie X. Huang,

Bill Zhang,

An-Chang Deng,

Burkhard SwirskiAuthors Info & Claims

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

Pages 105 - 110

https://doi.org/10.1145/224081.224100

Published: 23 April 1995 Publication History

PDF eReader

References

[1]

W. S. Song and L. A. Glasser. Power distribution techniques for VLSI circuits. J. Solid State Circuits, Feb. 1986.

Google Scholar

[2]

S. Chowdhury and M. A. Breuer. Minimal area sizing for power and ground nets for vlsi circuits. In Proceedings of the 4th MIT Conference on Advanced Research in VLSI, pages 141-169, 1986.

Digital Library

Google Scholar

[3]

R. Black. Electronmigration failure modes in aluminum metalization for semiconductor devices. Proc. IEEE, pages 1587-1594, Sept. 1969.

Google Scholar

[4]

R. Butch, F. Najm, P.Yang, and D. Hocevar. Pattern-independent current estimation. In Proceedings of the Design Automation Conference, 1988.

Digital Library

Google Scholar

[5]

F. Najm. Transition density, a stochastic measure of activity in digital circuits. In Proceedings of the 28th Design Automation Conference, 1991.

Digital Library

Google Scholar

[6]

M. Marculescu, D. Marculescu, and M. Pedram. Logic level power estimation considering spatiotemporal correlations. In Proceedings of the IEEE International Conference on Computer- Aided Design, 1994.

Digital Library

Google Scholar

[7]

J. Monteiro, S. Devadas, B. Lin, C-Y Tsui, and M. Pedram. Exact and approximate methods of switching activity estimation in sequential logic circuits. In Proceedings of the 199~ International workshop on low power design, 1994.

Google Scholar

[8]

B. George el al. Power analysis for semi-custom design. In Proceedings of the IEEE Custom Integrated Circuits Conference, 1994.

Crossref

Google Scholar

[9]

Christopher Jay Terman. Simulation tools for digital LSI design. PhD thesis, MIT, Sept. 1983.

Google Scholar

[10]

B. R. Chawla, H. K. Gummel, and P. Kozah. MO- TIS- an MOS timing simulator. IEEE Trans. CAS, Dec. 1975.

Google Scholar

[11]

Lance A. Glasser and Daniel W. Dobberpuhl. The design and analysis of VLSI circuits. Addison- Wesley, 1985.

Digital Library

Google Scholar

[12]

A. R. Newton. Techniques for the simulation of large-scale integrated circuits. IEEE Trans. CAS, Sept. 1979.

Google Scholar

[13]

S. P. Fan, M. Y. Hsueh, A. R. Newton, and D. O. Pederson. MOTIS-C: A new circuit simulator for MOS LSI circuits. In Proceedings of ISCAS, 1977.

Google Scholar

[14]

P. Odryna and S. Nassif. The ADEPT timing simulation program. VLSI System Design, March 1986.

Google Scholar

[15]

R. A. Saleh, J. E. Kleckner, and A. R. Newton. Iterated timing analysis and SPLICE1. In ICCAD Digest of Technical Papers, 1983.

Google Scholar

Cited By

View all

Nasser YLorandel JPrevotet JHelard M(2021)RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A SurveyIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.300327640:3(479-493)Online publication date: Mar-2021
https://doi.org/10.1109/TCAD.2020.3003276
Chentouf MNaimy CIsmaili Z(2021)Machine Learning Application for Early Power Analysis Accuracy Improvement: A Case Study for Cells Switching Power2021 International Conference on Microelectronics (ICM)10.1109/ICM52667.2021.9664921(17-20)Online publication date: 19-Dec-2021
https://doi.org/10.1109/ICM52667.2021.9664921
AbuShanab SWinzker MBrück R(2018)Development and Implementation of Remote Laboratory as an Innovative Tool for Practicing Low-Power Digital Design Concepts and Its Impact on Student LearningSmart Industry & Smart Education10.1007/978-3-319-95678-7_20(175-185)Online publication date: 25-Jul-2018
https://doi.org/10.1007/978-3-319-95678-7_20
Show More Cited By

Index Terms

The design and implementation of PowerMill
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
    2. Physical design (EDA)
  2. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

Design and Implementation of NABTS Teletext Decoder Software

This paper describes the design and implementation of teletext decoding software for a complete implementation of the North American Basic Teletext Specification (NABTS) [4]. This software has been used in the implementation of a laboratory prototype ...
Using UML for Implementation Design of SDL Systems
SDL '01: Proceedings of the 10th International SDL Forum Copenhagen on Meeting UML

The purpose of Implementation Design is to bridge the gap between an abstract system, e.g. in SDL, and its implementation in hard-ware and software. Expressing the Implementation Design decisions is a general challenge in systems engineering. Notations ...
Scheduler implementation in MP SoC design
ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

In the design of a heterogeneous multiprocessor system on chip, we face a new design problem; scheduler implementation. In this paper, we present an approach to implementing a static scheduler, which controls all the task executions and communication ...

Comments

Information & Contributors

Information

Published In

ISLPED '95: Proceedings of the 1995 international symposium on Low power design

April 1995

233 pages

ISBN:0897917448

DOI:10.1145/224081

Chairmen:
Massoud Pedram
USC, Los Angeles, CA
,
Robert Brodersen
UCB, Berkeley, CA
,
Kurt Keutzer
Synopsys, Mountain View, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 April 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

LPD95

Sponsor:

SIGDA
IEEE-CAS

LPD95: Low Power Design Symposium

April 23 - 26, 1995

California, Dana Point, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

86
Total Citations
View Citations
1,364
Total Downloads

Downloads (Last 12 months)390
Downloads (Last 6 weeks)48

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Nasser YLorandel JPrevotet JHelard M(2021)RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A SurveyIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.300327640:3(479-493)Online publication date: Mar-2021
https://doi.org/10.1109/TCAD.2020.3003276
Chentouf MNaimy CIsmaili Z(2021)Machine Learning Application for Early Power Analysis Accuracy Improvement: A Case Study for Cells Switching Power2021 International Conference on Microelectronics (ICM)10.1109/ICM52667.2021.9664921(17-20)Online publication date: 19-Dec-2021
https://doi.org/10.1109/ICM52667.2021.9664921
AbuShanab SWinzker MBrück R(2018)Development and Implementation of Remote Laboratory as an Innovative Tool for Practicing Low-Power Digital Design Concepts and Its Impact on Student LearningSmart Industry & Smart Education10.1007/978-3-319-95678-7_20(175-185)Online publication date: 25-Jul-2018
https://doi.org/10.1007/978-3-319-95678-7_20
Ko YJeyapaul RKim YLee KShrivastava A(2017)Protecting Caches from Soft ErrorsACM Transactions on Embedded Computing Systems10.1145/306318016:4(1-28)Online publication date: 11-May-2017
https://dl.acm.org/doi/10.1145/3063180
von Kistowski JBlock HBeckett JSpradling CLange KKounev SAvritzer AIosup AZhu XBecker S(2016)Variations in CPU Power ConsumptionProceedings of the 7th ACM/SPEC on International Conference on Performance Engineering10.1145/2851553.2851567(147-158)Online publication date: 12-Mar-2016
https://dl.acm.org/doi/10.1145/2851553.2851567
Lucas JJuurlink B(2016)ALUPower: Data Dependent Power Consumption in GPUs2016 IEEE 24th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)10.1109/MASCOTS.2016.21(95-104)Online publication date: Sep-2016
https://doi.org/10.1109/MASCOTS.2016.21
Ravichandran RMuralidharan V(2016)A dynamic algorithm to improve power efficiency in smartphones2016 International Conference on Computer Communication and Informatics (ICCCI)10.1109/ICCCI.2016.7480004(1-6)Online publication date: Jan-2016
https://doi.org/10.1109/ICCCI.2016.7480004
Ko YJeyapaul RKim YLee KShrivastava A(2015)Guidelines to design parity protected write-back L1 data cacheProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744846(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744846
AbuShanab SWinzker MBruck R(2015)Teaching low-power design with an FPGA-based hands-on and remote lab2015 IEEE Global Engineering Education Conference (EDUCON)10.1109/EDUCON.2015.7095962(132-140)Online publication date: Mar-2015
https://doi.org/10.1109/EDUCON.2015.7095962
Zih-Ci Huang Chen CTsay R(2015)AROMA: A highly accurate microcomponent-based approach for embedded processor power analysisThe 20th Asia and South Pacific Design Automation Conference10.1109/ASPDAC.2015.7059102(761-766)Online publication date: Jan-2015
https://doi.org/10.1109/ASPDAC.2015.7059102
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Design and Implementation of NABTS Teletext Decoder Software

Using UML for Implementation Design of SDL Systems

Scheduler implementation in MP SoC design