skip to main content
short-paper

HTM design spaces: complete decoupling from caches and achieving highly concurrent transactions

Published: 21 April 2009 Publication History

Abstract

This paper proposes a Hardware Transactional Memory (HTM) design for multi-core environments. Using a novel technique to keep track of transactional read-write entries, the design provides a holistic and scalable solution to Transactional Memory (TM) implementation issues of context switching, process migration and overflow handling. Another aspect of the design is that it allows transactions to run in a highly concurrent manner by using special techniques to handle conflict resolution, conflict detection and overflows. The feasibility and validity of the proposed design are demonstrated by developing a synthesizable Hardware Description Language (HDL) model of the design and also experimenting on the same with standard benchmarks.

References

[1]
J. Bobba, N. Goyal, M.D. Hill, M.M. Swift, and D.A. Wood. Tokentm: Efficient execution of large transactions with hardware transactional memory. In Proc. of the 35th Annual Intl. Symp. on Computer Architecture, pages 127--138. Jun 2008.
[2]
A. Shriraman, S. Dwarkadas, and M.L. Scott. Flexible decoupled transactional memory support. In Proc. of the 35th Annual Intl. Symp. on Computer Architecture, pages 139--150. Jun 2008.
[3]
L. Yen, J. Bobba, M.M. Marty, K.E. Moore, H. Volos, M.D. Hill, M.M. Swift, and D.A. Wood. Logtm-se: Decoupling hardware transactional memory from caches. In Proc. of the 13th Intl. Symp. on High-Performance Computer Architecture(HPCA), pages 261--272. Feb 2007.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGOPS Operating Systems Review
ACM SIGOPS Operating Systems Review  Volume 43, Issue 2
April 2009
119 pages
ISSN:0163-5980
DOI:10.1145/1531793
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 April 2009
Published in SIGOPS Volume 43, Issue 2

Check for updates

Author Tags

  1. context switching
  2. hardware transactional memory
  3. multi-threaded cores
  4. operating systems
  5. overflow handling
  6. process migration

Qualifiers

  • Short-paper

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 200
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 24 Dec 2024

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media