Cited By
View all- Majzoub SSaleh RWilton SWard R(2010)Energy optimization for many-core platformsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.204358729:5(816-829)Online publication date: 1-May-2010
Postplacement voltage assignment under performance constraints
Article No.: 46, Pages 1 - 20
Abstract
Multi-Vdd is an effective method to reduce both leakage and dynamic power. A key challenge in a multi-Vdd design is to control the complexity of the power-supply system and limit the demand for level shifters. This can be tackled by grouping cells of different supply voltages into a small number of voltage islands. Recently, an elegant algorithm was proposed for generating voltage islands that balance the power-versus-design-cost tradeoff under performance requirement, according to the placement proximity of the critical cells. One prerequisite of this algorithm is an initial voltage assignment at the standard-cell level that meets timing. In this article, we present a novel method to produce quality voltage assignment which not only meets timing but also forms good proximity of the critical cells to provide a smooth input to the aforementioned voltage island generation. Our algorithm is based on effective delay budgeting and efficient computation of physical proximity by Voronoi diagram. Our extensive experiments on real industrial designs show that our algorithm leads to 25%--75% improvement in the voltage island generation in terms of the number of voltage islands generated, with computation time only linear to design size.
References
[1]
Synopsys. 2003. Liberty user guide, version 2003.12. Synopsys, Inc.
[2]
Bozorgzadeh, E., Choudhury, S., and Sarrafzadeh, M. 2004. A unified theory of timing budget management. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 653--659.
[3]
Cadence. 2005. Cadence software manual: SoC Encounter GPS. http://www.cadence.com/products/digital_ic/soc_encounter/index.aspx.
[4]
Cai, Y., Liu, B., Shi, J., Zhou, Q., and Hong, X. 2007. Power delivery aware floorplanning for voltage island designs. In Proceedings of the 8th International Symposium on Quality Electronic Design, 350--355.
[5]
Cai, Y., Liu, B., Zhou, Q., and Hong, X. 2005. A thermal aware floorplanning algorithm supporting voltage islands for low power SoC design. In Proceedings of the PATMOS, 257--266.
[6]
Chen, C., Srivastava, A., and Sarrafzadeh, M. 2001. On gate level power optimization using dual-supply voltages. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 9, 5, 616--629.
[7]
Ching, R. L., Young, E. F., Leung, K. C., and Chu, C. 2006. Post-placement voltage island generation. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 641--646.
[8]
de Berg, M., van Kreveld, M., Overmars, O., and Schwarzkopf, O. 1997. Computational Geometry—Algorithms and Applications. Springer, Berlin.
[9]
Dwyer, R. A. 1987. A faster divide-and-conquer algorithm for constructing Delaunay triangulations. Algorithmica 2, 2, 137--151.
[10]
Fortune, S. 1987. A sweepline algorithm for Voronoi diagrams. Algorithmica 2, 2, 153--174.
[11]
Gerousis, V. 2003. Modeling challenges for 90 nm and below. http://www.us.design-reuse.com/articles/article6326.html.
[12]
Green, P. and Sibson, R. 1978. Computing dirichlet tessellations in the plane. Computing Journal 21, 2, 168--173.
[13]
Guibas, L., Knuth, D., and Sharir, M. 1992. Randomized incremental construction of Delaunay and Voronoi diagrams. Algorithmica 7, 1, 381--413.
[14]
Guibas, L. and Stolfi, J. 1985. Primitives for the manipulation of general subdivisions and the computation of Voronoi. ACM Trans. Graphics 4, 2, 74--123.
[15]
Hu, J., Shin, Y., Dhanwada, N., and Marculescu, R. 2004. Architecting voltage islands in core-based system-on-a-chip designs. In Proceedings of the International Symposium on Low Power Electronics and Design, 180--185.
[16]
Lackey, D. E., Zuchowski, P. S., Bednar, T. R., Stout, D. W., Gould, S. W., and Cohn, J. M. 2002. Managing power and performance for system-on-chip designs using voltage islands. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 195--202.
[17]
Lee, W.-P., Liu, H.-Y., and Chang, Y.-W. 2006. Voltage island aware floorplanning for power and timing optimization. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 389--394.
[18]
Liu, B., Cai, Y., Zhou, Q., and Hong, X. 2006. Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-vdd designs. In Proceedings of the Conference on Asia South Pacific Design Automation, 24--27.
[19]
Liu, H.-Y., Lee, W.-P., and Chang, Y.-W. 2007. A provably good approximation algorithm for power optimization using multiple supply voltages. In Proceedings of the 44th ACM/IEEE Conference on Design Automation, 887--890.
[20]
Nair, R., Berman, C. L., Hauge, P. S., and Yoffa, E. J. 1989. Generation of performance constraints for layout. IEEE Trans. Comput.-Aided Des. 8, 8, 860--874.
[21]
Puri, R., Stok, L., Cohn, J., Kung, D., Pan, D., Sylvester, D., Srivastava, A., and Kulkarni, S. 2003. Pushing ASIC performance in a power envelope. In Proceedings of the 40th ACM/IEEE Conference on Design Automation, 788--793.
[22]
Usami, K. and Horowitz, M. 1995. Clustered voltage scaling technique for low-power design. In Proceedings of the International Symposium on Low Power Design, 3--8.
[23]
Wu, H., Wong, M. D., Liu, I.-M., and Wang, Y. 2005. Post-Placement voltage island generation under performance requirement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 309--316.
[24]
Wu, H., Wong, M. D., Liu, I.-M., and Wang, Y. 2007. Placement proximity based voltage island grouping under timing requirement. IEEE Trans. Comput.-Aided Des. 26, 7, 1256--1269.
Index Terms
- Postplacement voltage assignment under performance constraints
Recommendations
Timing-constrained and voltage-island-aware voltage assignment
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceMulti-Vdd is an effective method to reduce both leakage and dynamic power. A key challenge in a multi-Vdd design is to limit the design cost and the demand for level shifters. This can be tackled by grouping cells of different supply voltages into a ...
Postplacement Voltage Island Generation
High power consumption will not only shorten the battery life of handheld devices, but also cause thermal and reliability problems. To lower power consumption, one way is to reduce the supply voltage as in multisupply voltage (MSV) designs. In region-...
Improving voltage assignment by outlier detection and incremental placement
DAC '07: Proceedings of the 44th annual Design Automation ConferenceDesign for low power has become a key requirement in today's SoC design, especially for mobile applications. Multi-Vdd is an effective method to reduce both leakage and dynamic power. In a multi-Vdd design, cells of different supply voltages are often ...
Comments
Information & Contributors
Information
Published In
Copyright © 2008 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Journal Family
Publication History
Published: 25 July 2008
Accepted: 01 December 2007
Revised: 01 December 2007
Received: 01 September 2007
Published in TODAES Volume 13, Issue 3
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 225Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 03 Jan 2025
Other Metrics
Citations
Cited By
View all- Majzoub SSaleh RWilton SWard R(2010)Energy optimization for many-core platformsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.204358729:5(816-829)Online publication date: 1-May-2010
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in