Article

Dynamic voltage and frequency management based on variable update intervals for frequency setting

Authors:

H. PedramAuthors Info & Claims

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

Pages 755 - 760

https://doi.org/10.1145/1233501.1233657

Published: 05 November 2006 Publication History

Get Access

Abstract

An efficient adaptive method to perform dynamic voltage and frequency management (DVFM) for minimizing the energy consumption of microprocessor chips is presented. Instead of using a fixed update interval, the proposed DVFM system makes use of adaptive update intervals for optimal frequency and voltage scheduling. The optimization enables the system to rapidly track the workload changes so as to meet soft real-time deadlines. The method, which is based on introducing the concept of an effective deadline, utilizes the correlation between consecutive values of the workload. In practice because the frequency and voltage update rates are dynamically set based on variable update interval lengths, voltage fluctuations on the power network are also minimized. The technique, which may be implemented by simple hardware and is completely transparent from the application, leads to power savings of up to 60% for highly correlated workloads compared to DVFM systems based on fixed update intervals.

References

[1]

B. C. Mochocki, X. S. Hu, and G. Quan, "A Unified approach to variable voltage scheduling for nonideal DVS processors," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 9, Sept. 2004, pp. 1370--1377.

Digital Library

Google Scholar

[2]

T. D. Burd, R. W. Brodersen. "Design issues for dynamic voltage scaling," Proc. 2000 Int'l Symp. Low Power Electronics and Design, July 2000, pp. 9--14.

Digital Library

Google Scholar

[3]

T. Burd, T. Pering, et al., "A Dynamic voltage scaled microprocessor system," IEEE Journal of Solid-State Circuits, vol. 35, no. 11, Feb. 2000, pp.294--295.

Crossref

Google Scholar

[4]

K. Nowka, G. D. Carpenter, et al., "A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32-bit PowerPC processor," in IEEE Int. Solid-State Circuits Conf. Feb. 2002, pp. 340--341.

Google Scholar

[5]

K. J. Nowka, G. D. Carpenter, et al., "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, Nov. 2002, pp. 1441--1447.

Crossref

Google Scholar

[6]

K. Flautner, D. Flynn, et al., "IEM926: an energy efficient SoC with dynamic voltage scaling," Proceedings of the Design, Automation and Test in Europe Conference and Exhibition Designers' Forum, Feb. 2004, pp. 324--329.

Digital Library

Google Scholar

[7]

M. Elgehaly, A. Fahim, et al., "Robust and efficient dynamic voltage scaling architecture," IEEE International System on Chip Conference, Sep 2003, pp. 155--158.

Google Scholar

[8]

J. R. Lorch, A. J. Smith, "PACE: A new approach to dynamic voltage scaling," IEEE Transactions on Computers, vol. 53, no. 7, July 2004, pp. 856--869.

Digital Library

Google Scholar

[9]

M. Nakai, S. Akui, et al., "Dynamic voltage and frequency management for a low-power embedded microprocessor," IEEE Journal of Solid-State Circuits, vol. 40, no. 1, Jan. 2005, pp 28--35.

Crossref

Google Scholar

Cited By

View all

Sartori JKumar RXie YKarnik TKhellah MMehra R(2014)Software canariesProceedings of the 2014 international symposium on Low power electronics and design10.1145/2627369.2627646(159-164)Online publication date: 11-Aug-2014
https://dl.acm.org/doi/10.1145/2627369.2627646
Mu JLysecky R(2009)Autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systemsACM Transactions on Design Automation of Electronic Systems10.1145/1640457.164045915:1(1-20)Online publication date: 28-Dec-2009
https://dl.acm.org/doi/10.1145/1640457.1640459
Jung HHwang APedram M(2009)Predictive-flow-queue-based energy optimization for gigabit ethernet controllersIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.201981517:8(1113-1126)Online publication date: 1-Aug-2009
https://dl.acm.org/doi/10.1109/TVLSI.2009.2019815

Index Terms

Dynamic voltage and frequency management based on variable update intervals for frequency setting
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems
2. Hardware
  1. Very large scale integration design
    1. VLSI system specification and constraints

Recommendations

An experimental evaluation of real-time DVFS scheduling algorithms
SYSTOR '12: Proceedings of the 5th Annual International Systems and Storage Conference

We implement and experimentally evaluate the timeliness and energy consumption behaviors of fourteen Real-Time Dynamic Voltage and Frequency Scaling (RT-DVFS) schedulers on two hardware platforms. The schedulers include CC-EDF, LA-EDF, REUA, DRA, and ...
The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum V_dd. However, there is no fundamental reason why ...
Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

While dynamic power consumption has traditionally been the primary source of power consumption, leakage power is becoming an increasingly important concern as technology feature size continues to shrink. Previous system-level approaches focus on ...

Comments

Information & Contributors

Information

Published In

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

November 2006

147 pages

ISBN:1595933891

DOI:10.1145/1233501

General Chair:
Soha Hassoun
Tufts Univ., Medford, MA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ICCAD06

Sponsor:

SIGDA
IEEE-CAS
IEEE-CS

ICCAD06: The International Conference on Computer-Aided Design 2006

November 5 - 9, 2006

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
254
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)1

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sartori JKumar RXie YKarnik TKhellah MMehra R(2014)Software canariesProceedings of the 2014 international symposium on Low power electronics and design10.1145/2627369.2627646(159-164)Online publication date: 11-Aug-2014
https://dl.acm.org/doi/10.1145/2627369.2627646
Mu JLysecky R(2009)Autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systemsACM Transactions on Design Automation of Electronic Systems10.1145/1640457.164045915:1(1-20)Online publication date: 28-Dec-2009
https://dl.acm.org/doi/10.1145/1640457.1640459
Jung HHwang APedram M(2009)Predictive-flow-queue-based energy optimization for gigabit ethernet controllersIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.201981517:8(1113-1126)Online publication date: 1-Aug-2009
https://dl.acm.org/doi/10.1109/TVLSI.2009.2019815

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

An experimental evaluation of real-time DVFS scheduling algorithms

The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

An experimental evaluation of real-time DVFS scheduling algorithms

The limit of dynamic voltage scaling and insomniac dynamic voltage scaling

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations