A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead | IEEE Conference Publication | IEEE Xplore