Re-engineering of timing constrained placements for regular architectures | IEEE Conference Publication | IEEE Xplore