skip to main content
10.5555/2755753.2755850acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

Temperature-aware software-based self-testing for delay faults

Published: 09 March 2015 Publication History

Abstract

Delay defects under high temperature have been one of the most critical factors to affect the reliability of computer systems, and the current test methods don't address this problem properly. In this paper, a temperature-aware software-based self-testing (SBST) technique is proposed to self-heat the processors within a high temperature range and effectively test delay faults under high temperature. First, it automatically generates high-quality test programs through automatic test instruction generation (ATIG), and avoids over-testing caused by nonfunctional patterns. Second, it exploits two effective power-intensive program transformations to self-heat up the processors internally. Third, it applies a greedy algorithm to search the optimized schedule of the test templates in order to generate the test program while making sure that the temperature of the processor under test is within the specified range. Experimental results show that the generated program is successful to guarantee delay test within the given temperature range, and achieves high test performance with functional patterns.

References

[1]
N. Aghaee, Z. Peng, P. Eles, "An Efficient Temperature-Gradient Based Burn-in Technique for 3D Stacked ICs", DATE'2014, pp. 1--4.
[2]
A. Krstic, et al., "Embedded Software-Based Self-Test for Programable Core-Based Designs", IEEE Design & Test of Computers, Vol. 19, 2002, pp. 18--27.
[3]
C. P. Ravikumar, M. Hirech, X. Wen, "Test Strategies for Low-Power Devices", Jounal of Low Power Electronics, Vol. 4, 2008, pp. 127--138.
[4]
X. Liu, Q. Xu, "On X-Variable Filling and Flipping for Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment", IEEE. Trans. on CAD, Vol. 11, pp. 1743--1753.
[5]
D. Gizopoulos, et al., "Systematic Software-Based Self-Test for Pipelined Processors", IEEE Trans on VLSI Systems, Vol. 16, 2008, pp. 1441--1452.
[6]
V. Singh, M. Inoue, K. K. Saluja, H. Fujiwara, "Instruction-Based Self-Testing of Delay Faults in Pipeline Processors", IEEE Trans. on VLSI Systems, Vol. 11, 2006, pp. 1203--1215.
[7]
K. Christou, et al., "A Noval SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT- Level Description", VTS'2008, pp. 389--394.
[8]
Y. Zhang, H. Li, X. Li, "Automatic Test Program Generation using Executing-Trace Based Constraint Extraction for Embedded Processors", IEEE Trans. on VLSI Systems, Vol. 21, 2013, pp. 1220--1233.
[9]
Y. Zhang, A. Rezine, P. Eles, Z. Peng, "Automatic Test Program Generation for Out-of-Order Superscalar Processors", ATS'2012, pp. 338--343.
[10]
A. Merentitis, N. Kranitis, A. M. Paschalis, D. Gizopoulos, "Low Energy Online Self-Test of Embedded Processsors in Dependable WSN Nodes", IEEE Trans. on DSC, Vol. 8, 2011, pp. 207--217.
[11]
M. Psarakis, et al., "Microprocessor Software-Base Self-Testing", IEEE Design & Test of Computers, Vol. 27, 2010, pp. 4--19.
[12]
Z. He, Z. Peng, P. Eles, "A Heuristic for Thermal-Safe SoC Test Scheduling", ITC'2007, pp. 1--10.
[13]
Z. He, Z. Peng, P. Eles, "Multi-Temperature Testing for Core-based System-on-Chip", DATE'2010, pp. 208--213.
[14]
http://lava.cs.virginia.edu/HotSpot.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition
March 2015
1827 pages
ISBN:9783981537048

Sponsors

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 09 March 2015

Check for updates

Qualifiers

  • Research-article

Conference

DATE '15
Sponsor:
  • EDAA
  • EDAC
  • SIGDA
  • Russian Acadamy of Sciences
DATE '15: Design, Automation and Test in Europe
March 9 - 13, 2015
Grenoble, France

Acceptance Rates

DATE '15 Paper Acceptance Rate 206 of 915 submissions, 23%;
Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 14 Sep 2024

Other Metrics

Citations

Cited By

View all

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media