research-article

A Low-resource and Scalable Strategy for Segment Partitioning of Many-core Nano Networks

Authors:

Vincenzo Catania,

Salvatore Monteleone,

Davide PattiAuthors Info & Claims

MES '14: Proceedings of International Workshop on Manycore Embedded Systems

Pages 17 - 24

https://doi.org/10.1145/2613908.2613915

Published: 15 June 2014 Publication History

Abstract

In this work we introduce the design and implementation of DiSR, a distributed approach to topology discovery and defect mapping in nanoscale network-on-chip scenario. We first describe the conceptual elements and the execution model of DiSR, showing how the open-source Nanoxim platform has been used to evaluate the proposed approach in terms of node coverage and scalability achieved when establishing a segment partitioning. Next, in order to demostrate the feasibility of the proposed strategy in the context of the limited node resources, we propose both a schematic and gate-level hardware implementation of the required control logic and storage. Results show a relatively acceptable impact, ranging from 10 to about 20% of the 10,0000 transistors budget available for each node.

References

[1]

A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker. Logic circuits with carbon nanotube transistors. Science, 294(5545):1317--1320, 2001.

[2]

L. Cherkasova, V. Kotov, and T. Rokicki. Fibre channel fabrics: Evaluation and design. In System Sciences, 1996., Proceedings of the Twenty-Ninth Hawaii International Conference on, volume 1, pages 53--62. IEEE, 1996.

Digital Library

[3]

J. Deng, N. Patil, K. Ryu, A. Badmaev, C. Zhou, S. Mitra, and H. S. P. Wong. Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections. In Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pages 70--588, Feb 2007.

[4]

M. Ebrahimi, M. Daneshtalab, J. Plosila, and H. Tenhunen. Minimal-path fault-tolerant approach using connection-retaining structure in networks-on-chip. In Networks on Chip (NoCS), 2013 Seventh IEEE/ACM International Symposium on, pages 1--8, 2013.

[5]

F. Fazzino, M. Palesi, and D. Patti. Noxim: Network-on-Chip simulator. http://noxim.sourceforge.net.

[6]

M. Koibuchi, A. Funahashi, A. Jouraku, and H. Amano. L-turn routing: An adaptive routing in irregular networks. In Parallel Processing, International Conference on, 2001., pages 383--392. IEEE, 2001.

Digital Library

[7]

M. Koibuchi, H. Matsutani, H. Amano, and T. M. Pinkston. A lightweight fault-tolerant mechanism for network-on-chip. In Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, pages 13--22. IEEE Computer Society, 2008.

Digital Library

[8]

C. Liu, L. Zhang, Y. Han, and X. Li. A resilient on-chip router design through data path salvaging. In Proceedings of the 16th Asia and South Pacific Design Automation Conference, pages 437--442. IEEE Press, 2011.

Digital Library

[9]

Y. Liu, C. Dwyer, and A. R. Lebeck. Routing in self-organizing nano-scale irregular networks. J. Emerg. Technol. Comput. Syst., 6(1):3:1--3:21, Mar. 2008.

Digital Library

[10]

A. Mejia, J. Flich, J. Duato, S.-A. Reinemo, and T. Skeie. Segment-based routing: An efficient fault-tolerant routing algorithm for meshes and tori. In International Parallel and Distributed Processing Symposium, Rhodos, Grece, Apr. 25--29 2006.

Digital Library

[11]

D. Patti. Nanoxim: Nano network-on-chip simulator. http://https://code.google.com/p/nanoxim/.

[12]

J. P. Patwardhan, C. Dwyer, A. R. Lebeck, and D. J. Sorin. Evaluating the connectivity of self-assembled networks of nano-scale processing elements. In In IEEE International Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH 05), 2005.

[13]

J. C. Sancho, A. Robles, and J. Duato. A flexible routing scheme for networks of workstations. In High Performance Computing, pages 260--267. Springer, 2000.

Digital Library

[14]

N. C. Seeman. Dna engineering and its application to nanotechnology. Trends in biotechnology, 17(11):437--443, 1999.

[15]

H. Yan, S. H. Park, G. Finkelstein, J. H. Reif, and T. H. LaBean. Dna-templated self-assembly of protein arrays and highly conductive nanowires. Science, 301(5641):1882--1884, 2003.

Cited By

Lau FBüther FGerlach BDavy AFederici J(2017)Computational requirements for nano-machinesProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109458(1-6)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3109453.3109458
Lau FFischer SDavy AFederici J(2017)Embedding space-constrained quantum-dot cellular automata in three-dimensional tile-based self-assembly systemsProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109457(1-6)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3109453.3109457
Stelzner MLau FFreundt KBüther FNguyen MStamme CEbers SMatekovits L(2016)Precise detection and treatment of human diseases based on nano networkingProceedings of the 11th EAI International Conference on Body Area Networks10.5555/3068615.3068631(58-64)Online publication date: 15-Dec-2016
https://dl.acm.org/doi/10.5555/3068615.3068631

Index Terms

A Low-resource and Scalable Strategy for Segment Partitioning of Many-core Nano Networks
1. Hardware
  1. Hardware validation
  2. Integrated circuits
    1. Interconnect

Recommendations

A first effort for a distributed segment-based approach on self-assembled nano networks
NoCArc '13: Proceedings of the Sixth International Workshop on Network on Chip Architectures

In this paper we present DiSR, a first effort for a distributed segment-based approach to routing and defect mapping in a nano-scale, topology agnostic scenario based on DNA self-assembly. The main aim is exploiting the already-proven qualities of ...
Distributed topology discovery in self-assembled nano network-on-chip

In this paper, we present DiSR, a distributed approach to topology discovery and defect mapping in a self-assembled nano network-on-chip. The main aim is to achieve the already-proven properties of segment-based deadlock freedom requiring neither a ...
A deadlock-free routing algorithm for dynamically reconfigurable Networks-on-Chip

We address routing in Networks-On-Chip (NoC) architectures that use irregular mesh topologies with Long-Range Links (LRL). These topologies create difficult conditions for routing algorithms, as standard algorithms assume a static, regular link ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

MES '14: Proceedings of International Workshop on Manycore Embedded Systems

June 2014

67 pages

ISBN:9781450328227

DOI:10.1145/2613908

General Chairs:
Masoud Daneshtalab
University of Turku, Finland
,
Maurizio Palesi
Kore University, Italy
,
Federico Angiolini
iNoCs, Switzerland
,
Program Chairs:
Juha Plosila
University of Turku, Finland
,
Masoumeh Ebrahimi
KTH Royal Institute of Technology, Sweden

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

Univ. Turku: University of Turku

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 June 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

MES '14

MES '14: International Workshop on Manycore Embedded Systems

June 15, 2014

MN, Minneapolis, USA

Acceptance Rates

Overall Acceptance Rate 5 of 21 submissions, 24%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
74
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 14 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Lau FBüther FGerlach BDavy AFederici J(2017)Computational requirements for nano-machinesProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109458(1-6)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3109453.3109458
Lau FFischer SDavy AFederici J(2017)Embedding space-constrained quantum-dot cellular automata in three-dimensional tile-based self-assembly systemsProceedings of the 4th ACM International Conference on Nanoscale Computing and Communication10.1145/3109453.3109457(1-6)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3109453.3109457
Stelzner MLau FFreundt KBüther FNguyen MStamme CEbers SMatekovits L(2016)Precise detection and treatment of human diseases based on nano networkingProceedings of the 11th EAI International Conference on Body Area Networks10.5555/3068615.3068631(58-64)Online publication date: 15-Dec-2016
https://dl.acm.org/doi/10.5555/3068615.3068631

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents