skip to main content
article
Free access

The use of message-based multicomputer components to construct gigabit networks

Published: 01 July 1993 Publication History

Abstract

The typical node of a message-based multicomputer consists of a microprocessor, router and memory. At the California Institute of Technology, the Mosaic project has integrated such a node onto a single chip. That reduction in scale fundamentally changes the scope of node application, since nodes become both very small, and inexpensive.Mosaic nodes may be employed to process, to generate, or to receive data. Since the router in a Mosaic node is independent of the microprocessor, computation and routing take place simultaneously. These nodes may be used to create general purpose gigabit LANs. They may also be used to create special purpose gigabit networks to interconnect instrumentation within spacecraft or aircraft.The ATOMIC project at USC/ISI is using Mosaic nodes to prototype a gigabit LAN testbed. This testbed is operational. Networking and administration software provides full TCP/IP compatibility. Packets have been exchanged between two interfaces at a rate above one gigabit per second (Gb/s).An individual ATOMIC interface is both inexpensive and small, consisting of one Mosaic chip, four SRAM chips and clock logic. Two interfaces easily fit onto a postcard-sized circuit board. Their low cost makes it practical to include several interfaces within a host, providing an interior Gb/s distribution network, multiple access points to the LAN for greater performance or redundancy, and other capabilities that are not yet fully explored. The results reported in this paper represent actual data obtained from the prototype.

References

[1]
{1} Athas, W. C., Seitz, C. L. Multicomputers: Message-Passing Concurrent Computers IEEE Computer, pp. 9-24, August 1988.
[2]
{2} SCI - Scalable Coherent Interface Draft Report P1596: Section 1/D0.85. IEEE.
[3]
{3} Seitz, C. L. Concurrent Architectures Chapter 1 in VLSI and Parallel Computation Ed. Suaya, R., Birtwistle, G. Morgan and Kaufmann, 1990.
[4]
{4} Cheriton, D. R. SirpentTM: A High-Performance Internetworking Approach Proceedings of Sigcomm-89, pp. 158-169.
[5]
{5} Submicron Systems Architecture Project Semiannual Technical Report California Institute of Technology, Computer Science Department Caltech-CS-TR-90-05.
[6]
{6} Kermani, P., Kleinrock, L. Virtual Cut-Through: A New Computer Communication Switching Technique. Computer Networks , 3(4), pp. 267-286, September 1979.
[7]
{7} Dally, W. J., Seitz, C. L. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks IEEE Transactions on Computers, Vol. C-36, No. 5, May 1987.
[8]
{8} Flaig, C. M. VLSI Mesh Routing Systems California Institute of Technology, Computer Science Department 5241:TR:87, May 1987.
[9]
{9} Mead, C., Conway, L. Introduction to VLSI Systems Addison-Wesley, 1980.
[10]
{10} Ngai, John. Y. A Framework for Adaptive Routing in Multicomputer Networks California Institute of Technology, Computer Science Department Caltech-CS-TR-89-09.
[11]
{11} Arnould, E., Bitz, F., Cooper, E., Kung, H. T., Sansom, R., Steenkiste, P. The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, ACM 1989, pp. 205-216.
[12]
{12} Tobagi, F. A. Fast Packet Switch Architectures for Broadband Integrated Services Digital Networks Proceedings of the IEEE, Vol. 78, No. 1, January 1990, pp. 133-166.
[13]
{13} Fibre Channel: Physical and Signalling Interface (FC-PH) Rev. 2.2 Working draft proposed Americal National Standard for Information Systems, January 24, 1992.
[14]
{14} Schroeder, M. D., Birrel, A. D., et al. Autonet: a High-speed, Self-configuring Local Area Network Using Point-to-point Links IEEE Journal on Selected Areas in Communication , Vol. 9, No. 8., October 1991, pp. 1318-1335.
[15]
{15} Davie, Bruce S. A Host-Network Interface Architecture for ATM Proceedings of SIGCOMM '91, pp. 307-315.
[16]
{16} Leslie, I., McAuley, D. Fairisle: An ATM Network for the Local Area Proceedings of SIGCOMM '91, pp. 327-336.
[17]
{17} Davie, B. S. An ATM Network Interface for High-Speed Experimentation IEEE Workshop on the Architecture and Implementation of High-Performance Communication Subsystems HPCS '92.
[18]
{18} Cooper, E., Menzilcioglu, O., Sansom, R., Bitz, F. Host Interface Design for ATM LANs. IEEE Proceedings of 16th Annual Conference on Local Computer Networks, Oct. 1991, pp. 247-258.
[19]
{19} Schroeder, M. D. Presentation given at the IEEE Workshop on the Architecture and Implementation of High-Performance Communication Subsystems HPCS '92.
[20]
{20} Finn, G. An Integration of Network Communication with Workstation Architecture ACM Computer Communication Review, Vol. 21, No. 5, October 1991.
[21]
{21} Hayter, M., McAuley, D. The Desk Area Network ACM Transactions on Operating Systems, October 1991, pp. 14-21.
[22]
{22} Clark, D. D., Tennenhouse, D. L. Research Program on Distributed Video Systems Personal communication.
[23]
{23} Van Der Jagt, L. Wiring Media Journal of Data & Computer Communications Summer 1991, pp. 14-21.
[24]
{24} Gusella, R. A Measurement Study of Diskless Workstation Traffic on an Ethernet IEEE Transactions on Communications Vol. 38. No. 9, September 1990. pp. 1557-1568.
[25]
{25} Falaki, S. O., Sorenson, S.-A. Traffic Measurements on a Local Area Computer Network Computer Communications Vol. 15, No. 3, April 1992, pp. 192-197.
[26]
{26} Jain, N., Schwartz, M., Bashkow, T. R. Transport Protocol Processing at GBPS Rates Proceedings of Sigcomm-90, pp. 188-199.
[27]
{27} Cohen D., Finn, G., Felderman, R., DeSchon, A. ATOMIC: A Very-High-Speed Local Area Network. Proceedings of IEEE HPCS '92: Workshop on the Architecture and Implementation of High Performance Communication Subsystems.
[28]
{28} Partridge, C. How Slow is One Gigabit Per Second Computer Communication Review, Vol. 20, No. 1, January 1990.
[29]
{29} Jain, N., Schwartz, M., Bashkow, T. R. Transport Protocol Processing at GBPS Rates Proceedings of Sigcomm-90, pp. 188-199.
[30]
{30} Kanakia, H., Cheriton, D. R. The VMP Network Adapter Board (NAB): High-Performance Network Communication for Multiprocessors. Proceedings of Sigcomm-88, pp. 175-187.
[31]
{31} Zitterbart, M. Parallel Protocol Implementations on Transputers. Experiences with OSI TP4, OSI CLNP and XTP. Proceedings of the IEEE HPCS '92: Workshop on the Architecture and Implementation of High Performance Communication Subsystems.
[32]
{32} Cooper, E. C., Steenkiste, P. A., Sansom, R. D. and Zill, B. D. Protocol Implementation on the Nectar Communication Processor SIGCOMM 90, ACM 1990, pp. 135-144.
[33]
{33} Clark, D. D., Tennenhouse, D. L. Architectural Considerations for a New Generation of Protocols Proceedings of Sigcomm-90, pp. 200-208.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGCOMM Computer Communication Review
ACM SIGCOMM Computer Communication Review  Volume 23, Issue 3
July 1993
85 pages
ISSN:0146-4833
DOI:10.1145/174194
  • Editor:
  • David Oran
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 July 1993
Published in SIGCOMM-CCR Volume 23, Issue 3

Check for updates

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)41
  • Downloads (Last 6 weeks)4
Reflects downloads up to 03 Jan 2025

Other Metrics

Citations

Cited By

View all

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media