An Optimized HPWL Model for VLSI Analytical Placement | IEEE Conference Publication | IEEE Xplore