This paper presents an approach to synthesis of hardware systems specified as interacting
VHDL processes. Different from traditional high-level synthesis methodologies our approach
takes into account the interactions and interdependence between concurrent processes.
Two methods have been developed. The first method supports an unrestricted use of signals
and wait statements and synthesizes synchronous hardware with global control of process
synchronization for signal update. The second method allows hardware synthesis without …