(72)
                   '
       94043   365

                   '
       94568   5602

              '
       95086   2455

          '
       94086   984- 2

          '   ,3
       94587   2175

         '
       94040   180   870

(74)

      :

(54)

      (DMA; Direct Memory Access)   ,   (SOC)
    . DMA   . DMA

                (interface)   .
         .   (bus arbitrator)

          ,   DMA   (routine)   .

2

(direct memory access) ,

(system on chip) .

, (system bus) (CPU; Central Processing
Unit) (register) / (I/O) .
I/O(programmed I/O), I/O(interrupt driven I/O)
(DMA; Direct Memory Access) . I/O I/O , CPU
I/O ,
I/O . I/O I/O CPU
, CPU
.

(DMA) , CPU
DMA (centralized DMA controller) . DMA . DMA
I/O . DMA
, CPU DMA (set up) DMA
. DMA DMA , CPU
. , DMA I/O I/O
. , DMA DMA . DMA
I/O I/O
, I/O (arbitration) . I/O DMA
, DMA .
DMA (control logic) , DMA
(block) .

(feature)
. , (functional syst
em) , (yield) .
(SOC; System On Chip) . SOC
. SOC
, /
. , SOC .
DMA ,
.

(procedure), (component) .

(DMA; Direct Memory Access) , (SOC)

. DMA (global buffer memory)

. DMA .

(interface) .

(bus arbitrator)

, .

, DMA

(routine) .

1 .

2 VOP(Voice Over Packet) .

3 2 (core) DMA .

4 DMA DMA

DMA DMA (descriptor) .

5 2 DMA .

6a 2 (multichannel)
(stream) .

6b 5 TDM (remapper)
(remapping) .

7 2 DMA .

8 2 DMA .

1 , (SOC) . (SOC; 100) VOP(
Voice Over Packet) , (telephone network)
(multichannel full duplex serial port) (packet network)
. PSTN , TDM
.

2 , VOP (VOP SOC; 100) . VOP (10
0) (210) (200) . (200)
, , (trace) (wire) .
(address line) DMA . DMA (transaction)
(multiplexing) , . (
) . .
(200) 64 (DSBW; Data System Bus Wid
th) . 64 (high bandwidth) . (10
0) (200) , (200) (201A
201N) , (programmable arbitration protocol)
. (201A 201N) (200)
(200) . (210) , (
100) (201A 201N) (200)
. (200) (round-robin) , DMA (203A 203
N, 207 215) . (200) , (210)
.

VOP SOC(100) (central depository)
(210) DMA
(200) (210)
. DMA (210)
(210) (100) DMA (
slave) , DMA . (210) DMA ,
(200) DMA . DMA
,
. DMA (210)
(100) , (202A 202N),
(206) (214)
. SOC(100) (210) (200) .

(210) (100) , (micro
controller; 223) DMA . (223) (224)
(201C) (200) . (223) (task) (scheduling)
(206) (214) (flow) (executive
manager) . DMA , (210) (routing)
(cache line miss) .
(227) (228) . DMA (descriptor)
, SOC(100) DMA . (201C)
(224) .
(223) , (210)
. (223) DMA DMA
DMA . , DMA
DMA . DMA DMA
. DMA . DMA
. (223) , (202A
202N) (210) DMA , DMA
. (223) DMA (202A 202N) ,
.
.

, (local memory) DMA .

(206) TDM(Time Division Multiplexed) (telecommunication)
, VOP SOC(100) . (206)
512 .
(202A 202N) (206) (210)
. (202A 202N) ,
(206) (210) (retrieve) .
, (206) (201A) DMA (207) .

(214) , (power up) ,
. (214)
(payload) (full duplex) (transceive) .
(202A 202N) (214) (210)
. (202A 202N) , (2
14) (210) . (214)
(packetize) ,
(depacketize) . ,
(packetizer) (depacketizer) VOP SOC(100) .

, (214) Intel I960 . (214
) Intel I960 , (2
10) (100) . SOC(100) (boot up) (boot
up sequence) (214) , SOC(100)
SOC(100) (load) .
(214) 32 . , 32

(word)　　　　　(source)　　　　　.　　　(214
)　　　32　　　　　(200)　　　64　　　　　,
(200)　　64　　　　　　　32　　　　　.

(202A　　202N)　　　　　TDM　　　　,
TDM　　　　　,
.　　　　　(202A　　202N)　　　　,
,　　　　　　　TDM　　.
,　　　　　(210)　　　.
(202A　　202N)　　　　　　(202
A　　202N)　　　,　　　　(210)　　.
,　　　　　　(202A　　202N)　　　　　DM
A　　　　DMA　　(203A　　203N)　　.
(210)　　,
(　　　　　　　　　　)　D
MA　　.

3　　,　　　(202)　　　.　3　　　　(202)　2
(202A　　202N)　　.　　　(202)　3
DMA　　(203),　　　　(DSP; 300),　　(302)　　(30
4)　　.　　(302)　　(304)　　(memory location)
(dual channel)　　.
(double buffered memory)　　.　,　　(302)
1　　(302A)　2　　(302B)　　.
(304)　1　　(304A)　2　　(304B)
.　1　　(304A)　1　　(302A)　.　2
(304B)　2　　(302B)　　.

DMA　　(203)　DSP(300)　　.　　DM
A　　(203)
.　　　DSP(300)　　,　　　DMA
(update)　.　,DSP(300)　　(304)　1(304A)
(302)　1(302A)　　.　DSP(300)　1
,　DMA　　(203)　　(304)　2(304B)　　.
DMA　　(203)　　2　　,
2(302B)　　.　DMA　　(203)
(210)　　(302)　　(304)
.

(302)　　DMA　　(203)
(200A　　200N)　　(302)
DMA　　(203)　　.　　(dual-ported)　　(302)　.
,
(　)　,DMA　　(　)
.　　,DMA
(302)　　(　)　.　(200A　　200N)
,DMA　　(cycle)
.　,　　(304)　　(210)
.

(302)　　(210)　DMA　　(start),　(stop),　(c
ontinue),　(suspend)　(resume)　.DMA　(203)　DMA　(DMA descrip
tor register)　.　　DMA　　DMA
,　　.DMA
.DMA　,　.　DMA
.DMA　,　,
,　　(DSP)　　DMA　.

(302) (200) (D
SBW) . (304) DSP(300) 64
. (302) 40 .
(304) 40
DMA (203) (210) 64 40
(,) . DMA 40 DSP . DMA (203)
FIFO 64 40 . (210) 64
5 (320) 4 8 (320) . ,
(304) (packing) .

DMA , (destinatio
n) . DMA (203) (302)
(304) ,
. (304) 40 40
(addressing) . (302) 64 64
. DMA (203) (210) (302)
(304) DMA .

4 , (210) .
(DSBW)
. ,
64 . , , 64
. 23 64 (boundary)
.

4 , (210) 1 (B1) 1 (E1)
(DMAD 1) . DMAD 1
, (200A 200N)
. 4 2 (B2) 2 (E2) 2
(DMAD 2) . 4
(210) 3 (E3) 3 (E3) 3
(DMAD 3) .

DMA (401) . DMA (401)
DMA (DMA descriptive list; 402A 402N) , (210)
. DMA (210)
DMA DMA . DMA (402A 402N)
(starting pointer)
. DMA (401) DMA (402A 402N) DMAD 1, DMAD 2
DMAD 3 . , DMA (invalidate) (clear) .

4 , DMA (401) (210)
DMA (402A) . DMA (402N) DMA DMA
DMA . DMA
(200A 200N) ,
DMA . , DMA DMA
(402N) .

4 DMA (402A) . DMA (402A)
(transmit program pointer; 410), (sample type description; 412),
(state information pointer; 414), (miscellaneous control pointer; 416),
(beginning data memory pointer; 418) (linked list pointer; 420) .
(410) .
(412) 4 , 8 , 16 ,
. ,
,
(416) , , (210)
. (418) B1, B2 B3

(420)

DMA (420N) (422). DMA

5 , DMA (207) . DMA (207) FIFO (502
), FIFO (504), (505), (506), / (507), (508) TDM
(510) .

. , A-law Mu-law .
PCM (pulse-code modulated) . ,
(time slot) . DMA
(interleaving) (deinterleaving) .

DMA (207) (201A) (2
00) . DMA (207) (2
. DMA (207) (200) DMA
. DMA DMA (DMA REQ), DMA (DMA ACK), (INT)
/ (strobe) (R/W) , (201A) (200)
. DMA (508) . (508) DMA REQ, INT R/
W , DMA ACK . (207)
(201A) . FIFO (502), FIFO (504), , (506) /
(507) DMA (207) (201A) .
FIFO (502) FIFO (504) 1 2 (64) , TDM
(510) (210) (burst) . DMA (207)
TDM (510)
.

TDM (510) / (serial to parallel)
. TDM (510) / (parallel t
o serial) . TDM
. TDM ,
. TDM (510)
. ,
DMA ,
TDM . , TDM
, ,
.

DMA / (507) (206) DMA
. / (507) FIFO (full flag) FIFO
. ,
. , (505)
. / (507)
. / (507) , DMA (207) (206)
(506) DMA
(byte count) . (506) (210)
.

6a 6b , TDM (510) . 6a (20
7) .
(TDM) . (CH1 CHN) 1 M (FS)
. 8 DS0
. , 16 .
.

6b 1 N , .
1 M 1 . 1 M 2
N . N M TDM

. , 1 N DSO TDM 1 DMA (210) . TDM DSO

. , N TDM

TDM . TDM N

DSO .

7 , DMA (203) . DMA (203)

DMA (203A 203N) . DMA (203) FIFO (702), FIFO (704), / (705), (706), (queue) / (707), (708), (711), (712 713) (714) . (708) , (302) (304) DMA (DMA REQ PROC., DMA ACK PROC., INT PROC. R/W PROC.) , 2 (210) , DMA (DMA REQ BUS, DMA ACK BUS, INT BUS R/W BUS) . DMA (203) FIFO (702), FIFO (704), / (705), (706), / (707), (711) (714) (200) (302) (304) . DMA (203) FIFO (702), FIFO (704), / (705), (706) / (707) (201A 201N) (200) (210) . FIFO (702) FIFO (704) 64 ,

.

(304)

40 , (302) 64 . , DMA (203) (210) 64 40 . 64 8 8 FIFO . , 5 8 (40) (304) , FIFO . , FIFO 5 64 (320) FIFO 8 40 (320) .

, DMA (304) (decompress) , (304) (210) (compress) . (712) FIFO (702) , (711) . (712) (706), / (705) / (707) . (713) , DSP FIFO (702) . , (714) , A-law Mu-law . DMA / (705) .

DMA ( ) ( ) , DMA . SOC(100) , .

DMA / (705) (200) DMA . / (705) FIFO FIFO . / (705) , DMA (203) . (706) DMA . (706) (210) .

, DMA DMA . DMA .

8   , DMA   (215)   (214)   .   DMA
(215)   FIFO   (802),   FIFO   (804),   /   (805),   (806),
/   (807),   (808)   I/O   .   (808)
DMA   . DMA   (queue)   (status
notification)   (223)   .   FIFO   (802)
FIFO   (804)   64   .   FIFO   (802)   FIFO   (804)
SCO(100)   .   8   (214)
I/O   (810)   . DMA   (215)   (808)
(201)   (200)   (210)   DMA   (D
MA REQ BUS, DMA ACK BUS, INT BUS   R/W BUS)   .   (808)
DMA   (DMA REQ HOST, DMA ACK HOST, INT HOST   R/W HOST)   .   FIFO(802),
FIFO(804),   (806),   /   (805)   /   (807)
(201)   .   FIFO(802),   FIFO(804)   (806)   I/O   (810)
.   ,   .   (200)   (21
0)   .

(214)   I/O   (810)   .

DMA   (215)   /   (805)   (214)   DMA   (215)
.   /   (805)   FIFO   FIFO
.   /   (805)   ,   DMA   (215)
(214)   .   (806)   DMA
.   (806)   (210)
.

.   ,   .
,   (on the fly)   /
.
,   .

VOP   ,
.   ,   ,   (firmware)   ,   ,
,   .   ,
.

(processor readable medium)   ,   ,
.,
.   ,   , ROM,   , EROM(Erasabl
e ROM),   , CD-ROM,   ,   ,   , RF(radio frequency)   .
,   ,   ,   ,   ,
.   ,
.   ,   ,
.

1.
(system on chip)   ,

,

,

,

,

DMA(Direct M
emory Access)   ,   DMA
.

2.
1   ,

.

3.
1   ,

.

4.
1   ,

VOP(Voice Over Packet)   ,

,

,

,

(packet network)   (payload)   ,

(host port)   ,

,

(multichannel)

.

5.

,

,

,

,

,

,

.

6.
5   ,

(parallel data stream)   (remapping)

.

7.
5   ,

,

.

8.
5   ,

.

9.
8   ,

,

VOP   .

10.

,

,

,

.

11.
10   ,

,

.

12.
11   ,

DMA   .

13.
10   ,

,

.

14.

13   ,

                              ,

                    FIFO(First In First Out)   ,

                    FIFO   ,

          ,

   FIFO   ,   FIFO

                         (control logic)

                                        .

15.

10   ,

                              ,

                    FIFO(First In First Out)   ,

                    FIFO   ,

          ,

   FIFO   ,   FIFO

                                        .

16.

15   ,

                                                            ,

                    (remapper memory)   .

17.

                                                                      (descriptor)

    ,

          ,

                                                  ,

                                                      ,

          (pointer)

                                        .

18.   ,

17   ,

,

.

19.

17   ,

,   (prior s
tate information)   ,

.

20.

17   ,

,

,

.

1

SOC

100

2

3

데이터 메모리

| 302A 채널 1 | 302B 채널 2 | 302 |

64 데이터

300 DSP

203 코어 DMA 제어기

64 데이터

버스 중재기로 201

40 데이터

| 304A 채널 1 | 304B 채널 2 | 304 |

프로그램 메모리

202

4

DSBW 210

DMAD1
B1 ... E1

DMAD2
B2 ... E2

DMAD3
B3 ... E3

DMA 기술자
401

402N

402A
프로그램 송신 410
샘플 유형 412
상태 정보 414
기타 제어 416
시작 메모리 위치 418
... 420
링크 포인터 422

5

시스템 버스로의 데이터 200

207

제어 로직
508

제밀 레지스터 505

상태/제어 레지스터 507

데이터 카운터 506

송신 FIFO 504

수신 FIFO 502

DMA REQ BUS
DMA ACK BUS
INT BUS
R/W BUS

TDM 리메핑 메모리 510

TDM

220

전화 네트워크로의 직렬 데이터

6a

6b

7

도 8