

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
20 November 2008 (20.11.2008)


PCT

(10) International Publication Number
WO 2008/139859 A1

- (51) International Patent Classification: **H01L 29/49** (2006.01) **H01L 29/786** (2006.01) KABUSHIKI KAISHA, 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, 1468501 (JP).
- (21) International Application Number: PCT/JP2008/057797 (74) Agents: OKABE, Masao et al.; No. 602, Fuji Bldg., 2-3, Marunouchi 3-chome, Chiyoda-ku, Tokyo, 1000005 (JP).
- (22) International Filing Date: 16 April 2008 (16.04.2008) (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
2007-118736 27 April 2007 (27.04.2007) JP
2008-009110 18 January 2008 (18.01.2008) JP
2008-083386 27 March 2008 (27.03.2008) JP
- (71) Applicant (for all designated States except US): CANON KABUSHIKI KAISHA [JP/JP]; 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, 1468501 (JP). (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): TAKAHASHI, Kenji [JP/JP]; c/o CANON KABUSHIKI KAISHA, 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, 1468501 (JP). HAYASHI, Ryo [JP/JP]; c/o CANON KABUSHIKI KAISHA, 30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, 1468501 (JP). SANO, Masafumi [JP/JP]; c/o CANON
- Published:
— with international search report

(54) Title: THIN-FILM TRANSISTOR AND PROCESS FOR ITS FABRICATION

FIG. 1



(57) Abstract: A bottom gate type thin-film transistor constituted of at least a substrate, a gate electrode, a gate insulating layer, a semiconductor layer, a source electrode and a drain electrode. At an interface between the gate electrode and the gate insulating layer, the interface has a difference between hill tops and dale bottoms of unevenness in the vertical direction, of 30 nm or less.

WO 2008/139859 A1

DESCRIPTION

THIN-FILM TRANSISTOR AND PROCESS FOR ITS FABRICATION

5 TECHNICAL FIELD

This invention relates to a thin-film transistor and a process for its fabrication. More particularly, it relates to a bottom gate type thin-film transistor which is transparent to visible light and a process for
10 its fabrication.

BACKGROUND ART

In recent years, at an aim for the application of pixel circuits of liquid-crystal displays and organic
15 electroluminescent displays, development is energetically made on semiconductor elements transparent to visible light which have thin-film transistors making use of transparent oxide semiconductors in active layers.

20 A thin-film transistor element currently in common use is shown in FIG. 1 as a sectional view. First, a gate metal is formed on an insulating substrate 1, and is then patterned in a desired shape to form a gate electrode 2. On this gate electrode, a gate insulating
25 layer 3, a semiconductor film 4, a source electrode 5 and a drain electrode 6 are formed in this order, thus a thin-film transistor element is completed. In what is

shown in FIG. 1, a protective layer 7 is further formed for the purpose of protecting the thin-film transistor element.

In such a thin-film transistor element, there are various points to which attention should be paid in order to achieve good transistor characteristics. For example, Japanese Patent Application Laid-open No. H06-045605 discloses a problem that any unevenness of an interface between the gate insulating layer and the semiconductor layer may cause a lowering of electron mobility. The unevenness of an interface between the gate insulating layer and the semiconductor layer is also considered to cause an increase in interface trap level, an increase in effective channel length, unevenness of layer thickness of the semiconductor layer, stepped-cut of the semiconductor layer, and so forth. That is, how the interface between the gate insulating layer and the semiconductor layer be kept smooth is one of important points in order to keep the electron mobility from lowering, to improve characteristics of thin-film transistors.

In thin-film transistors transparent to visible light, a solid solution of indium oxide and tin oxide (hereinafter termed "ITO") is commonly used as a transparent electrode. ITO thin films are obtained in a polycrystalline or amorphous form depending on conditions for their formation. Compared with

polycrystalline ITO thin films, amorphous ITO thin films have a better surface smoothness and have a superior readiness in fine processing by etching. On the other hand, the amorphous ITO thin films have an inferior electric conductivity, and hence the polycrystalline ITO thin films are commonly used for electrodes.

However, if the ITO thin film is formed as a transparent gate electrode under such conditions that it comes to have the polycrystalline form at the time its formation has been completed, a large unevenness reflecting the crystal habit of crystal grains may inevitably come about on the surface of the thin film obtained. Then, where a gate insulating layer laid over the thin film is amorphous, the gate insulating layer is affected by the underlying gate electrode to come into a layer having a greatly uneven surface.

As stated above, if a semiconductor layer is formed on such a gate insulating layer having a large surface unevenness, the interface between the gate insulating layer and the semiconductor layer becomes greatly uneven to inevitably cause deterioration of thin-film transistor characteristics. Thus, in a bottom gate type thin-film transistor in which the gate insulating layer, the semiconductor layer, the source electrode/drain electrode and the protective layer are formed in this order on the gate electrode, there has

been a problem that any sufficient characteristics are not obtainable when the polycrystalline ITO thin film is used as the gate electrode.

5 DISCLOSURE OF THE INVENTION

The present invention has been made taking account of the above problem. Accordingly, it aims to provide a thin-film transistor transparent to visible light, having been made to have the gate electrode surface
10 unevenness as less as possible that is causative of the deterioration of characteristics, and provide a process for its fabrication.

The present invention is a bottom gate type thin-film transistor comprising at least a substrate, a gate
15 electrode, a gate insulating layer, a semiconductor layer, a source electrode and a drain electrode, characterized in that, at an interface between the gate electrode and the gate insulating layer, the interface has a difference between hill tops and dale bottoms of
20 unevenness in the vertical direction, of 30 nm or less. The thin-film transistor is also characterized in that the gate electrode is made of a solid solution of indium oxide and tin oxide or a solid solution of indium oxide and zinc oxide. The thin-film transistor
25 is still also characterized in that the semiconductor layer is an amorphous oxide semiconductor film.

Further, the present invention is a process for

fabricating a bottom gate type thin-film transistor, comprising at least a first step of forming a gate electrode on a substrate, a second step of forming a gate insulating layer on the gate electrode, a third
5 step of forming a semiconductor layer on the gate insulating layer and a fourth step of forming a source electrode and a drain electrode on the semiconductor layer; the process being characterized in that, in the first step, the gate electrode formed on the substrate
10 is an amorphous transparent electrode, and the amorphous transparent electrode is crystallized by being subjected to heat treatment later than the second step. The process is also characterized in that the heat treatment is carried out after the fourth step of
15 forming a source electrode and a drain electrode, and all the layers constituting the thin-film transistor stand amorphous until the heat treatment is carried out. The process is still also characterized in that all the layers constituting the thin-film transistor are formed
20 at a temperature of 250°C or less.

In the present invention, at the interface between the gate electrode and the gate insulating layer, the difference between hill tops and dale bottoms of unevenness in the vertical direction of the interface
25 is controlled within a specific numerical range so that the intended effect can be brought out. Stated specifically, the difference between hill tops and dale

bottoms of unevenness in the vertical direction of the interface is so controlled as to be 30 nm or less, preferably 3.0 nm or less, and most preferably 1.0 nm or less. Making the interface have such evenness or
5 smoothness that satisfies the above numerical range can provide a thin-film transistor kept from any deterioration of thin-film transistor characteristics which is otherwise caused by the unevenness of the interface between the gate insulating layer and the
10 semiconductor layer. According to the thin-film transistor fabrication process of the present invention, the unevenness of the interface between the gate electrode and the gate insulating layer can be controlled, and hence the thin-film transistor can be
15 kept from deterioration of its characteristics.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a view showing an example of the construction of a bottom gate type thin-film transistor according to an embodiment of the present invention.
20

FIG. 2 is a view showing a result of observation on an atomic force microscope, of an amorphous ITO thin film formed on a glass substrate according to an embodiment of the present invention.

25 FIG. 3 is a view showing a result of observation on an atomic force microscope, of a sample obtained by forming an amorphous ITO thin film and an SiO₂ thin film

on a glass substrate by deposition according to an embodiment of the present invention.

FIG. 4 is a graph showing X-ray diffraction of a sample obtained by forming an amorphous ITO thin film and an SiO₂ thin film on a glass substrate by deposition, followed by heat treatment at 250°C for 30 minutes, according to an embodiment of the present invention.

FIG. 5 is a view showing a result of observation on an atomic force microscope, of a sample obtained by forming an amorphous ITO thin film and an SiO₂ thin film on a glass substrate by deposition, followed by heat treatment at 250°C for 30 minutes, according to an embodiment of the present invention.

FIG. 6 is a graph showing X-ray diffraction of a polycrystalline ITO thin film formed on a glass substrate according to Example 2.

FIG. 7 is a view showing a result of observation on an atomic force microscope, of the polycrystalline ITO thin film formed on a glass substrate according to Example 2.

FIG. 8 is a view showing a result of observation on an atomic force microscope, of a sample obtained by forming a polycrystalline ITO thin film and an SiO₂ thin film on a glass substrate by deposition according to Example 2.

FIG. 9 is a sectional view of films layered on a substrate according to Comparative Example 1.

FIG. 10 is a graph showing X-ray diffraction of a polycrystalline ITO thin film formed on a glass substrate according to Comparative Example 1.

FIG. 11 is a view showing a result of observation on an atomic force microscope, of the polycrystalline ITO thin film formed on a glass substrate according to Comparative Example 1.

FIG. 12 is a view showing a result of observation on an atomic force microscope, of a sample obtained by forming a polycrystalline ITO thin film and an SiO₂ thin film on a glass substrate by deposition according to Comparative Example 1.

FIG. 13 is a graph showing the relationship between mobility and semiconductor layer thickness of a thin-film transistor.

BEST MODE FOR CARRYING OUT THE INVENTION

An embodiment of the present invention is described below in detail with reference to the drawings.

FIG. 1 cross-sectionally illustrates a bottom gate type thin-film transistor according to this embodiment. This thin-film transistor is so structured that a gate electrode 2, a gate insulating layer 3, a semiconductor layer 4, a source electrode 5/a drain electrode 6 and a protective layer 7 are formed on a substrate 1 in this order. In this embodiment, all members making up the

thin-film transistor are made of materials transparent to visible light. In the present invention, like this, all members making up the thin-film transistor may be made of materials transparent to visible light. This is
5 preferable because the light can effectively be utilized when the transistor is used as a driver of a light-emitting device or the like.

The substrate 1 is an insulating substrate. A glass substrate may be used, for example. As the
10 substrate, an organic material or a polymeric material may also be used, such as polyethylene terephthalate (PET). This enables fabrication of the thin-film transistor by using a flexible substrate.

The gate electrode 2, the source electrode 5 and
15 the drain electrode 6 are transparent electrodes, which make use of transparent conductive oxides such as a solid solution of indium oxide and tin oxide (ITO) and a solid solution of indium oxide and zinc oxide (hereinafter termed "IZO").

20 In the gate insulating layer 3, it is preferable to use SiO_2 . Instead, it is also preferable to use in the gate insulating layer a material containing at least one of SiO_2 , Y_2O_3 , Al_2O_3 , Ta_2O_5 , ZrO_2 , HfO_2 and TiO_2 .

25 Then, in this embodiment, the interface between the gate electrode 2 and the gate insulating layer 3 is characterized by having such evenness that the difference between hill tops and dale bottoms of

unevenness in the vertical direction of the interface is 30 nm or less, preferably 3.0 nm or less, and most preferably 1.0 nm or less. Controlling the difference between hill tops and dale bottoms of unevenness in
5 this way makes any unevenness of the gate insulating layer 3 less adversely affect the semiconductor layer 4 when the semiconductor layer 4 is superposed on the gate insulating layer 3.

In the present invention, the difference between
10 hill tops and dale bottoms of unevenness in the vertical direction of the interface is meant to be roughness of the interface between the gate electrode 2 and the gate insulating layer 3. It is difficult to actually measure the roughness of the interface, and
15 hence, in the present invention, the roughness of the interface is specified in the following way. That is, to know the roughness of the interface between the gate electrode 2 and the gate insulating layer 3 formed thereon, only the gate insulating layer 3 is formed on
20 the gate electrode 2, in the state of which the surface roughness of the gate insulating layer 3 is measured with an atomic force microscope, and this surface roughness is regarded as the roughness of the interface between the gate electrode 2 and the gate insulating
25 layer 3, and is measured as the value of R_{max} found on the atomic force microscope.

The semiconductor used in the semiconductor layer

4 is an amorphous oxide semiconductor. Stated specifically, it may preferably be an oxide composed chiefly of ZnO as constituent elements, an oxide composed chiefly of In₂O₃ as constituent elements, an oxide composed chiefly of Ga₂O₃ as constituent elements, or an oxide composed chiefly of a composite oxide containing two or more of any of these, as constituent elements. In particular, it may preferably be an oxide containing In₂O₃ and ZnO the total content of which is at least half of the whole in molar ratio. Besides, it may also include an oxide semiconductor such as SnO₂ or TiO_x. Those including other oxide semiconductors may also be used.

As the protective layer 7, a metal oxide film may be used which contains at least one metallic element. It is preferable to use as the protective layer a film containing, among metal oxides, at least one of the following: SnO₂, Al₂O₃, Ga₂O₃, In₂O₃, MgO, CaO, SrO, BaO, ZnO, Nb₂O₅, Ta₂O₅, TiO₂, ZrO₂, HfO₂, CeO₂, Li₂O, Na₂O, K₂O, Rb₂O, Sc₂O₃, Y₂O₃, La₂O₃, Nd₂O₃, Sm₂O₃, Gd₂O₃, Dy₂O₃, Er₂O₃ and Yb₂O₃. Besides these, a metal nitride (MN_x, where M is a metallic element) may also be used. Still besides these, a metal oxynitride (MO_xN_y, where M is a metallic element) may also be used.

As a means by which the above metal oxide, metal nitride or metal oxynitride film is formed as the protective layer on the thin-film transistor, a vapor

phase process may be used, such as sputtering, pulse laser deposition or electron beam deposition. Film forming processes are by no means limited to these processes.

5 How to fabricate the bottom gate type thin-film transistor of this embodiment is described next.

 First, as a first step, an amorphous transparent conductive film is formed by deposition on the substrate. Then, the amorphous transparent conductive
10 film formed is patterned to form a transparent gate electrode.

 Next, as a second step, a gate insulating layer is formed on the gate electrode. As a film forming process for the gate insulating layer, a vapor phase process
15 may preferably be used, such as sputtering, pulse laser deposition or electron beam deposition. Film forming processes are by no means limited to these processes.

 Next, as a third step, a semiconductor layer is formed on the gate insulating layer.

20 According to a finding obtained by the present inventors, the semiconductor layer shows good characteristics when its layer thickness is in the range of 30 nm \pm 15 nm. This is demonstrated with reference to experimental data shown in FIG. 13.

25 FIG. 13 shows characteristics of a thin-film transistor fabricated by growing a thermal oxide film as a gate insulating layer on a silicon substrate as a

gate electrode, forming thereon a semiconductor layer in different thickness by deposition, and forming layers of titanium, gold and titanium in this order to form a source electrode and a drain electrode.

5 In FIG. 13, the abscissa indicates the semiconductor layer thickness, and the ordinate the mobility. Semiconductor layers used are each formed by sputtering at room temperature, using a target composed of In, Ga and Zn in an atomic compositional ratio of
10 1:1:1.

 Here, a thermal oxide film having a surface roughness of 2 to 4 nm is used as the gate insulating layer, and hence the unevenness present at the interface between the semiconductor layer and the gate
15 insulating layer is 2 to 4 nm or less. This interface has an ideal smoothness.

 As is clear from FIG. 13, the mobility shows a maximum value when the layer thickness of the semiconductor is around 20 nm. According to another
20 finding obtained by the present inventors, good values are obtained when the semiconductor layer thickness is in the range of $30 \text{ nm} \pm 15 \text{ nm}$, also in respect of characteristics such as S value, threshold voltage and on-current.

25 Thus, the semiconductor in the third step may preferably be in a layer thickness of from $30 \text{ nm} \pm 15 \text{ nm}$.

Further, the unevenness (also called roughness) of the interface between the semiconductor layer and the gate insulating layer is required to be small, because the difficulties stated previously come about.

5 According to still another finding obtained by the present inventors, in order to obtain good characteristics, the difference between hill tops and dale bottoms of unevenness in the vertical direction at the interface between the gate insulating layer and the
10 semiconductor layer may preferably be set to be not more than the layer thickness of the semiconductor layer.

Next, as a fourth step, a source electrode and a drain electrode are formed on the semiconductor layer.
15 As a film forming process for the semiconductor layer, a vapor phase process may be used, such as sputtering, pulse laser deposition or electron beam deposition. Film forming processes are by no means limited to these processes.

20 According to findings obtained by the present inventors, it is important that, the gate electrode is subjected to heat treatment so as to be crystallized, later than the step of forming the gate insulating layer on the gate electrode. By doing so, the
25 difference between hill tops and dale bottoms of unevenness in the vertical direction of the interface between the gate electrode and the gate insulating

layer can be controlled to be 30 nm or less, preferably 3.0 nm or less, and most preferably 1 nm or less. The heat treatment may be carried out at any stage as long as it is later than the second step of forming the gate
5 insulating layer on the gate electrode.

EXAMPLES

The present invention is described below in greater detail by giving Examples. The present invention is by no means limited to the following
10 Examples.

Example 1

This Example is an example in which the bottom gate type thin-film transistor shown in FIG. 1 is fabricated. In the thin-film transistor shown in FIG. 1,
15 the layers are formed on the substrate 1 in order. Stated more specifically, the gate electrode 2, the gate insulating layer 3, the semiconductor layer 4, the source electrode 5/drain electrode 6 and the protective layer 7 are formed on the substrate 1 in this order.

20 A glass substrate (1737, available from Corning Glass Works) was used as the substrate 1. The glass substrate was 0.5 mm in thickness.

First, an amorphous conductive oxide layer was formed on the substrate 1. In this Example, an
25 amorphous ITO thin film was formed by RF magnetron sputtering in an atmosphere of a mixed gas of argon gas and oxygen gas. The ratio of In:Sn was 91:9. In this

Example, a polycrystalline sintered body of 3 inches in size was used as a target (material source), and applied RF power was 100 W. The atmosphere at the time of film formation had a total pressure of 2 Pa, where
5 the argon gas was fed at 1 sccm. The film was formed at a rate of about 2.8 nm/minute, and in a thickness of 170 nm. The substrate temperature was 25°C.

The surface profile of the amorphous ITO thin film obtained under the above conditions was observed on an
10 atomic force microscope (hereinafter "AFM") to obtain the result shown in FIG. 2. Its maximum height (hereinafter "Rmax") and center-line average roughness (hereinafter "Ra") were found to be 3.8 nm and 0.4 nm, respectively.

15 Next, the amorphous ITO thin film thus formed by deposition was finely processed by photolithography and wet etching to form the gate electrode 2. Here, as an etchant at the time of the wet etching, a weak acid such as an aqueous solution of oxalic acid may be used.

20 Next, an SiO₂ thin film of 200 nm in thickness was formed on the gate electrode 2. The SiO₂ thin film serving as the gate insulating layer 3 was formed by RF magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 400 W,
25 in an atmosphere of 10 sccm of Ar gas and at 0.1 Pa.

Next, the SiO₂ thin film thus formed by deposition was finely processed by photolithography and dry

etching to form the gate insulating layer 3. Here, as an etching gas at the time of the dry etching, CF_4 gas was used.

The surface profile of the SiO_2 gate insulating layer thus formed was observed on an AFM to obtain the result shown in FIG. 3. Its R_{max} and R_a were found to be 3.0 nm and 0.3 nm, respectively, showing little gain in surface roughness as a result of the formation of the SiO_2 gate insulating layer.

10 Further, a sample obtained by forming the SiO_2 gate insulating layer on the amorphous ITO gate electrode was subjected to heat treatment for 20 minutes in the atmosphere and on a hot plate kept at 300°C . As the result, as shown in FIG. 4, the ITO thin film was crystallized as so ascertained by X-ray
15 diffraction (hereinafter "XRD"). The surface roughness of the film in this state was measured with an AFM (FIG. 5) to find that R_{max} and R_a were 2.4 nm and 0.2 nm, respectively, showing little gain in surface roughness
20 of the SiO_2 thin film as a result of the crystallization of the ITO thin film.

The foregoing process was carried out in order to demonstrate that the sample with smooth surface was obtainable by forming the ITO thin film in an amorphous
25 state and, after covering the ITO thin film with the SiO_2 thin film, carrying out the heat treatment for crystallization. In an actual process in this Example,

the heat treatment may be carried out at any stage as long as it is later than the step of forming the gate insulating layer on the gate electrode. Instead, all the layers making up the thin-film transistor may be
5 kept amorphous until the step of forming the source electrode and the drain electrode, and the heat treatment may be carried out after that step.

The semiconductor layer 4 is formed on the gate insulating layer 3. In this Example, as the
10 semiconductor layer 4, an oxide semiconductor In-Ga-Zn-O thin film is formed by RF magnetron sputtering in a thickness of 40 nm. The In-Ga-Zn-O stands amorphous, and the In-Ga-Zn-O is in a compositional ratio of 1:1:1:4. This In-Ga-Zn-O thin film was formed by RF
15 magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 200 W, in an atmosphere of 25 sccm of Ar gas containing 5% of O₂ and at 0.5 Pa.

Next, the In-Ga-Zn-O thin film thus formed by
20 deposition is finely processed by photolithography and wet etching to form the semiconductor layer 4.

The source electrode 5 and the drain electrode 6 are formed on the semiconductor layer 4. In this Example, an IZO thin film is formed by RF magnetron
25 sputtering in a thickness of 100 nm. The IZO thin film for the source electrode 5 and drain electrode 6 is formed by RF magnetron sputtering, setting the

substrate temperature at room temperature and the applied RF power at 100 W, in an atmosphere of 50 sccm of Ar gas and at 0.3 Pa.

Next, the IZO thin film thus formed by deposition
5 is finely processed by photolithography and wet etching to form the source electrode 5 and the drain electrode 6.

The protective layer 7 is formed on the source electrode 5 and the drain electrode 6. The protective
10 layer 7 is composed of SiO₂. An SiO₂ thin film as the protective layer 7 is formed by RF magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 200 W, in an atmosphere of 5 sccm of Ar gas and 5 sccm of O₂ gas and at 0.1 Pa.

Next, the SiO₂ thin film thus formed by deposition
15 is finely processed by photolithography and dry etching to form the protective layer 7. As an etching gas for the dry etching, CF₄ gas is used.

In the above steps, all the layers making up the
20 thin-film transistor are formed at room temperature, which, however, may be formed in the state the substrate temperature is kept at a high temperature. Taking account of the fact that the layers of the thin-film transistor are formed on a glass substrate or a
25 plastic film, all the layers may preferably be formed at a temperature of 250°C or less.

Next, the thin-film transistor thus obtained is

subjected to heat treatment at 250°C for 30 minutes in the atmosphere to crystallize the gate electrode composed of amorphous ITO.

The thin-film transistor fabricated through the foregoing steps had a difference between hill tops and dale bottoms of unevenness in the vertical direction, of 3.8 nm at the interface between the gate electrode and the gate insulating layer. Hence, it can be kept from any increase in leak current that is due to local electric-field concentration.

In addition, the thin-film transistor fabricated through the foregoing steps had a difference between hill tops and dale bottoms of unevenness in the vertical direction, of 2.4 nm at the interface between the gate electrode and the semiconductor layer. Hence, any shift of the threshold value in drain current/gate voltage characteristics can be made to be less caused by the capture of electric charges that is due to interface levels present at that interface.

It has been seen from the above result that forming the gate electrode in an amorphous state and, after covering the gate electrode with the gate insulating layer, carrying out the heat treatment for crystallization enables the following. That is, compared with a case making use of the gate electrode which is polycrystalline at the time of its film formation, the unevenness of the surface in each

constituent layer which makes up the thin-film transistor can greatly be kept from coming about.

Example 2

This Example is an example in which the bottom gate type thin-film transistor shown in FIG. 1 is fabricated. In the thin-film transistor shown in FIG. 1, the layers are formed on the substrate 1 in order. Stated more specifically, the gate electrode 2, the gate insulating layer 3, the semiconductor layer 4, the source electrode 5/drain electrode 6 and the protective layer 7 are formed on the substrate 1 in this order.

A glass substrate (1737, available from Corning Glass Works) was used as the substrate 1. The glass substrate is 0.5 mm in thickness.

First, a polycrystalline ITO thin film was formed on the substrate 1. In this Example, the polycrystalline ITO thin film was formed by RF magnetron sputtering in an atmosphere of a mixed gas of argon gas and oxygen gas.

The ITO thin film thus formed was observed by XRD to obtain the result shown in FIG. 6. Clear diffraction peaks showing a crystalline state were seen, to find that the ITO thin film obtained was in a polycrystalline form.

Since the polycrystalline ITO thin film obtained was in a polycrystalline form, it has a large unevenness on its surface if it is left as it is, but

can have a small unevenness by subjecting it to post treatment. For example, the ITO thin film may be irradiated on its surface with argon ion beams or the like by cluster ion beam irradiation. The surface profile of the above ITO thin film was observed on an AFM to obtain the result shown in FIG. 7. Its R_{max} and R_a were found to be 27.7 nm and 2.1 nm, respectively.

Next, the ITO thin film thus formed by deposition was finely processed by photolithography and wet etching to form the gate electrode 2.

Next, an SiO_2 thin film of 200 nm in thickness was formed on the gate electrode 2. The SiO_2 thin film serving as the gate insulating layer 3 was formed by RF magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 400 W, in an atmosphere of 10 sccm of Ar gas and at 0.1 Pa.

Next, the SiO_2 thin film thus formed by deposition was finely processed by photolithography and dry etching to form the gate insulating layer 3. Here, as an etching gas at the time of the dry etching, CF_4 gas was used.

The surface profile of the SiO_2 gate insulating layer thus formed was observed on an AFM to obtain the result shown in FIG. 8. Its R_{max} and R_a were found to be 26.4 nm and 0.9 nm, respectively, reflecting the surface profile of the gate electrode 2.

The semiconductor layer 4 was formed on the gate

insulating layer 3. In this Example, as the semiconductor layer 4, an oxide semiconductor In-Ga-Zn-O thin film was formed by RF magnetron sputtering in a thickness of 40 nm. The In-Ga-Zn-O stands amorphous, and the In-Ga-Zn-O is in a compositional ratio of 1:1:1:4. This In-Ga-Zn-O thin film is formed by RF magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 200 W, in an atmosphere of 25 sccm of Ar gas containing 5% of O₂ and at 0.5 Pa.

Next, the In-Ga-Zn-O thin film thus formed by deposition is finely processed by photolithography and wet etching to form the semiconductor layer 4.

The source electrode 5 and the drain electrode 6 are formed on the semiconductor layer 4. In this Example, an IZO thin film is formed by RF magnetron sputtering in a thickness of 100 nm. The IZO thin film for the source electrode 5 and drain electrode 6 is formed by RF magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 100 W, in an atmosphere of 50 sccm of Ar gas and at 0.3 Pa.

Next, the IZO thin film thus formed by deposition is finely processed by photolithography and wet etching to form the source electrode 5 and the drain electrode 6.

The protective layer 7 is formed on the source

electrode 5 and the drain electrode 6. The protective layer 7 is composed of SiO₂. An SiO₂ thin film as the protective layer 7 is formed by RF magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 200 W, in an atmosphere of 5 sccm of Ar gas and 5 sccm of O₂ gas and at 0.1 Pa.

Next, the SiO₂ thin film thus formed by deposition is finely processed by photolithography and dry etching to form the protective layer 7. As an etching gas for the dry etching, CF₄ gas is used.

The thin-film transistor fabricated through the foregoing steps had a difference between hill tops and dale bottoms of unevenness in the vertical direction, of 27.7 nm at the interface between the gate electrode and the gate insulating layer. Hence, it can be kept from any increase in leak current that is due to local electric-field concentration.

In addition, the thin-film transistor fabricated through the foregoing steps had a difference between hill tops and dale bottoms of unevenness in the vertical direction, of 26.4 nm at the interface between the gate electrode and the semiconductor. Hence, any shift of the threshold value in drain current/gate voltage characteristics can be made to be less caused by the capture of electric charges that is due to interface levels present at that interface.

In the following, for comparison, an example in

which an ITO thin film having a large surface roughness is used in the gate electrode is described with reference to the drawings.

Comparative Example 1

5 This Comparative Example is an example in which deposited films, a polycrystalline ITO thin film 8 and an SiO₂ thin film 9, are formed on a glass substrate 1 as shown in FIG. 9. The deposited films shown in FIG. 9 are formed on the substrate 1. Stated more specifically,
10 the polycrystalline ITO thin film 8 and the SiO₂ thin film 9 are formed on the substrate 1.

A glass substrate (1737, available from Corning Glass Works) was used as the substrate 1. The glass substrate is 0.5 mm in thickness.

15 First, the polycrystalline ITO thin film 8 was formed on the substrate 1. In this Comparative Example, the polycrystalline ITO thin film 8 was formed by RF magnetron sputtering in an atmosphere of a mixed gas of argon gas and oxygen gas.

20 The ITO thin film thus formed was observed by XRD to obtain the result shown in FIG. 10. Clear diffraction peaks showing a crystalline state were seen, to find that the ITO thin film obtained was in a polycrystalline form.

25 The surface profile of this ITO thin film was also observed on an AFM to obtain the result shown in FIG. 11. Its R_{max} and R_a were found to be 68.1 nm and 8.1 nm,

respectively.

Next, on the polycrystalline ITO thin film 8, the SiO₂ thin film 9 was formed in a thickness of 200 nm. The SiO₂ thin film 9 was formed by RF magnetron sputtering, setting the substrate temperature at room temperature and the applied RF power at 400 W, in an atmosphere of 10 sccm of Ar gas and at 0.1 Pa.

The surface profile of the SiO₂ thin film 9 thus formed was observed on an AFM to obtain the result shown in FIG. 12. Its R_{max} and R_a were found to be 94.0 nm and 5.3 nm, respectively. It was ascertainable that the surface of the resultant SiO₂ thin film 9 as well stood greatly rough, reflecting the surface roughness of the polycrystalline ITO thin film 8.

The surface roughness of the SiO₂ thin film formed in Example 1 given previously had R_{max} of 3.0 nm and R_a of 0.3 nm. Thus, the amorphous SiO₂ thin film formed on the polycrystalline ITO thin film was seen to have surface area which is larger than the amorphous SiO₂ thin film formed on the amorphous ITO thin film.

The largeness in surface area of the amorphous SiO₂ thin film leads to the largeness in surface area of the interface between the SiO₂ gate insulating layer and the semiconductor layer, and hence it means that a large absolute value of interface defect level may result as long as the interface has the same interface defect density.

Accordingly, in the above bottom gate type thin-film transistor in which the ITO thin film formed under such conditions that it comes to have the polycrystalline form at the time its formation has been completed is used as the gate electrode, the following can be said. That is, since it has a large unevenness at the interface between the gate insulating layer and the semiconductor layer, the interface has a relatively large area compared with the thin-film transistor having no large unevenness at that interface. Thus, it is considered that the shift of the threshold value in drain current/gate voltage characteristics may greatly be caused by the capture of electric charges that is due to interface levels present at that interface.

It is also considered that, since the above thin-film transistor fabricated through the above process has a large unevenness at the interface between the gate electrode and the gate insulating layer, it causes, e.g., an increase in leak current that is due to local electric-field concentration.

While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such

modifications and equivalent structures and functions.

This application claims the benefit of Japanese
5 Patent Application No. 2007-118736, filed April 27,
2007, Japanese Patent Application No. 2008-009110,
filed January 18, 2008, and Japanese Patent Application
No. 2008-083386, filed March 27, 2008, which are hereby
incorporated by reference herein in their entirety.

CLAIMS

1. A bottom gate type thin-film transistor comprising at least a substrate, a gate electrode, a
5 gate insulating layer, a semiconductor layer, a source electrode and a drain electrode, wherein;

at an interface between the gate electrode and the gate insulating layer, the interface has a difference between hill tops and dale bottoms of unevenness in the
10 vertical direction, of 30 nm or less.

2. The thin-film transistor according to claim 1, wherein the difference between hill tops and dale bottoms of unevenness in the vertical direction at the interface between the gate insulating layer and the
15 semiconductor layer is not more than the layer thickness of the semiconductor layer.

3. The thin-film transistor according to claim 1, wherein the gate electrode comprises a solid solution of indium oxide and tin oxide or a solid
20 solution of indium oxide and zinc oxide.

4. The thin-film transistor according to claim 1, wherein the semiconductor layer is an amorphous oxide semiconductor film.

5. A process for fabricating a bottom gate type
25 thin-film transistor, comprising at least a first step of forming a gate electrode on a substrate, a second step of forming a gate insulating layer on the gate

electrode, a third step of forming a semiconductor layer on the gate insulating layer and a fourth step of forming a source electrode and a drain electrode on the semiconductor layer, wherein;

5 in the first step, the gate electrode formed on the substrate is an amorphous transparent electrode, and the amorphous transparent electrode is crystallized by being subjected to heat treatment later than the second step.

10 6. The process for fabricating a bottom gate type thin-film transistor according to claim 5, wherein the heat treatment is carried out after the fourth step of forming a source electrode and a drain electrode, and all the layers constituting the thin-film
15 transistor stand amorphous until the heat treatment is carried out.

 7. The process for fabricating a bottom gate type thin-film transistor according to claim 5, wherein all the layers constituting the thin-film transistor
20 are formed at a temperature of 250°C or less.

FIG. 1




FIG. 2




FIG. 3





FIG. 4



3 / 7



FIG. 5**FIG. 6**

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13

INTERNATIONAL SEARCH REPORT

International application No
PCT/JP2008/057797

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01L29/49 H01L29/786

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
Minimum documentation searched (classification system followed by classification symbols)
H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2007/052025 A1 (YABUTA HISATO [JP]) 8 March 2007 (2007-03-08) paragraph [0028]; figure 4 paragraph [0056] - paragraph [0058]	1-7
Y	US 2003/164290 A1 (CHEN CHI-LIN [TW] ET AL) 4 September 2003 (2003-09-04) paragraph [0016] - paragraph [0018]; figures 1-4	1-7
A	US 2003/037843 A1 (HISHIDA MITSUOKI [JP]) 27 February 2003 (2003-02-27) paragraph [0041] - paragraph [0044]	1-7
A	JP 06 045605 A (NIPPON ELECTRIC CO) 18 February 1994 (1994-02-18) cited in the application abstract	1

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search 18 July 2008	Date of mailing of the international search report 29/07/2008
-------------------------------------------------------------------------------	----------------------------------------------------------------------

Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Juhl, Andreas
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/JP2008/057797

Patent document cited in search report	Publication date	Publication date	Patent family member(s)	Publication date
US 2007052025 A1	08-03-2007	JP	2007073705 A	22-03-2007
US 2003164290 A1	04-09-2003	TW	242053 B	21-10-2005
US 2003037843 A1	27-02-2003	CN	1395138 A	05-02-2003
		JP	2003016858 A	17-01-2003
		KR	20030003060 A	09-01-2003
		TW	284931 B	01-08-2007
JP 6045605 A	18-02-1994	JP	2827637 B2	25-11-1998