

US 20070006799A1

(19) United States (12) Patent Application Publication (10) Pub. No.: US 2007/0006799 A1

Jan. 11, 2007 (43) **Pub. Date:**

Zehavi et al.

(54) SILICON WAFER SUPPORT FIXTURE WITH **ROUGHENDED SURFACE**

(76) Inventors: Ranaan Y. Zehavi, Sunnyvale, CA (US); James E. Boyle, Saratoga, CA (US)

> Correspondence Address: LAW OFFICES OF CHARLES GUENZER P O BOX 60729 **PALO ALTO, CA 94306**

- (21) Appl. No.: 11/521,199
- (22) Filed: Sep. 14, 2006

Related U.S. Application Data


(62) Division of application No. 09/860,392, filed on May 18, 2001, now Pat. No. 7,108,746.


Publication Classification


(51)	Int. Cl.	
	C30B 23/00	(2006.01)
	C30B 25/00	(2006.01)
	C30B 28/12	(2006.01)
	C30B 28/14	(2006.01)
(52)	U.S. Cl	

ABSTRACT (57)

A silicon-based wafer support tower particularly useful for batch-mode thermal chemical vapor deposition. The surfaces of the silicon tower are bead blasted to introduce sub-surface damage, which produces pits and cracks in the surface, which anchor subsequently deposited layer of, for example, silicon nitride, thereby inhibiting peeling of the nitride film. The surface roughness may be in the range of 0.25 to 2.5 µm. Wafer support portions of the tower are preferably composed of virgin polysilicon. The invention can be applied to other silicon parts in a deposition or other substrate processing reactor, such as tubular sleeves and reactor walls. Tubular silicon members are advantageously formed by extrusion from a silicon melt.











FIG. 5






FIG. 7

SILICON WAFER SUPPORT FIXTURE WITH ROUGHENDED SURFACE

RELATED APPLICATION

[0001] This application is a division of Ser. No. 09/860, 392, filed May 18, 2001 and to be issued on Sep. 19, 2006 as U.S. Pat. No. 7,108,746, incorporated herein by reference.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The invention relates generally to semiconductor processing. In particular, the invention relates to wafer support fixtures used in batch-mode chemical vapor deposition.

[0004] 2. Background Art

[0005] The fabrication of silicon integrated circuits typically involves one or more steps of chemical vapor deposition (CVD). Many advanced deposition processes use plasma enchanced CVD to activate the chemical reaction resulting in the deposition of the film from a precursor gas. The plasma process allows low temperature deposition. On the other hand, thermal CVD is performed at elevated temperatures to thermally activate the chemical reaction resulting in the deposition of the film from a precursor gas. The temperatures associated with thermal CVD tend to be much higher than those for plasma enhanced CVD, but thermal CVD temperatures fall within a wide range depending upon the material being deposited and the precursor gas.

[0006] Thermal CVD is typically utilized for the deposition of silicon nitride and polysilicon. The silicon nitride is used, for example, for etch stop layers and anti-reflective coatings. Silicon nitride has a nominal composition of Si_3N_4 , but some compositional variation is expected, such as SiN_x , where x ranges between 1.0 and 1.5. Polysilicon is polycrystalline silicon. It is used for anti-reflective coating and, when doped, for interconnects and electrodes.

[0007] Despite the trend to single-wafer processing chambers, batch processing for thermal CVD continues to be widely practiced because of its high throughput and the relatively low cost of equipment. Furthermore, thermal CVD can produce highly uniform films in batch processing. In batch CVD processing, a large number of silicon wafers are loaded onto a support fixture that is placed into a thermal CVD reactor. Typically, the support fixture is a tower in which the multiple wafers are supported horizontally and spaced vertically apart. Some applications continue to use boats as support fixture in which the multiple wafers are supported substantially vertically and spaced horizontally apart.

[0008] In the case of the deposition of silicon nitride, the precursor gas is typically composed of silane or a chlorosilane and a nitrogen source such ammonia. At elevated temperatures, typically in the range of 600 to 800° C. but sometimes extending down to 400° C. or even lower, the precursors react near the surface of the wafer to deposit silicon nitride on the wafer surface. In the case of chlorosilane and ammonia precursors, the reaction products are Si_3N_4 and NH_4Cl . The former deposits on the wafer while the latter is volatile and is evacuated from the furnace. However, thermal CVD tends to coat all surfaces exposed in

the furnace. In particular, the support tower is typically coated with as much silicon nitride as is the wafer.

[0009] Quartz has in the past been the most prevalently used material for support towers used in a thermal CVD process. Quartz has a chemical composition of amorphous silicon dioxide, which is compatible with most silicon processing. At the relatively low temperatures usually experienced in CVD, whether thermal or plasma enhanced, quartz remains in a glassy state with a very smooth surface so that it is a very clean material. However, as the feature sizes on integrated circuits has decreased to 0.18 μ m and even smaller, quartz support towers have nonetheless experienced substantial problems with producing particles. These particulates fall on the wafer and can significantly reduce the yield of operable integrated circuit dies obtained from the wafer.

[0010] Often integrated circuit fabrication is monitored by measuring the number of particles added to a wafer by any step of the fabrication process. It has been found in thermal CVD of silicon nitride that the number of particles generally increases with the number of runs or batches that the quartz tower has processed. As illustrated in FIG. 1, a new tower produces relatively few particles. Thereafter, the number of particles increases with the number of runs, but up to about forty runs the number is acceptable, though still somewhat high. However, after some number of runs, the number of particles greatly increases to a totally unacceptable level. It is believed that the origin of the problem is that the silicon nitride is also depositing on the quartz tower. For 40 runs of depositing 0.15 µm of silicon nitride, a typical nitride layer thickness in an integrated circuit, the nitride build up on the tower may be 6 µm. Silicon nitride has a coefficient of thermal expansion that is significantly different than that of quartz, about 3×10^{-6} versus $0.5 \times 10^{-6/\circ}$ C., and the nitride does not bond well with the glassy quartz surface. Differential thermal expansion between the two materials as the tower is cycled between room temperature and the relatively modest thermal CVD temperatures causes the thickly deposited nitride to peel from the quartz and to produce nitride particles, some of which settle on the wafers.

[0011] For these reasons, it is typical practice in a production environment to use a tower only for a number of runs somewhat below the experimentally determined point at which the particle count rapidly increases, for example, thirty runs for the data displayed in FIG. 1. It is common practice to then clean the quartz tower in bath of hydrofluoric acid and nitric acid to remove the silicon nitride and to return the cleaned tower to service for another cycle of runs. However, the baseline particle count for a cleaned tower is somewhat higher than that for a new tower, and the number of runs before onset of unacceptable particle count is reduced by about 25%. As a result, quartz towers are typically discarded after only two or three cycles. Although quartz towers are relatively inexpensive, such short life greatly increases the cost of ownership (COO) when measured per wafer. Also, the necessity of changing out towers and cleaning towers complicates the work flow and reduces productivity.

[0012] Furthermore, the baseline particle counts for quartz towers are still high, and the onset of greatly increased counts is somewhat variable. Both factors reduce the yield of operable dice obtained from the wafers.

[0013] Some of these reasons have prompted the use of silicon carbide towers. Bulk silicon carbide is typically formed by a sintering process, which produces a material containing a high fraction of impurities. For this reason, the sintered material is usually covered with a layer of CVD silicon carbide. As long as the CVD layer is not punctured, contamination is not a problem. The peeling problem is not totally eliminated, but if, after a nitride buildup of about 20 μ m on the silicon carbide tower, it is cleaned in aqua regia (HF/HNO₃) for up to a week, the tower can be used almost indefinitely. However, the CVD silicon carbide film is fragile, and a single pin hole through the film ruins the coating protect so the tower must be scrapped. Entire towers of CVD silicon carbide can be made, but they are very expensive.

[0014] Accordingly, it is greatly desired to provide a support tower that is not subject to such particle problems and can be used for many more runs without cleaning or replacement.

SUMMARY OF THE INVENTION

[0015] The invention includes a method of chemical vapor deposition (CVD), particularly thermal CVD, and more particularly deposition of silicon nitride, polysilicon, and related materials, onto multiple wafers supported on a silicon fixture, for example, a tower. Preferably, the silicon fixture is composed of virgin polysilicon. Also, preferably, surfaces of the silicon tower are subjected to surface treatment, such as bead blasting by hard particles, for example, of silicon carbide. The surface treatment may be characterized as introducing sub-surface damage in the silicon part.

[0016] The invention also includes such a silicon fixture and its fabrication method. The surface of the fixture has a roughness preferably in the range of 10-100 microinches Ra (0.25-2.5 μ m), more preferably 20-75 microinches Ra (0.5-1.9 μ m), and most preferably 35-50 microinches Ra (0.9-1.25 μ m).

[0017] The invention further includes other surface treated silicon parts usable in a CVD reactor or other high-temperature substrate processing reactor.

[0018] Silicon tubular members may advantageously be used for liners in CVD reactors and for tubular reactor walls used in high-temperature processing. Such silicon tubular members are conveniently formed by extrusion, whether or not the tube is surface treated.

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] FIG. **1** is a schematic chart showing the generation of particles during batch thermal chemical vapor deposition using a quartz tower of the prior art.

[0020] FIG. **2** is an orthographic view of a silicon tower fabricated according to the invention and usable in the processes of the invention.

[0021] FIG. **3** is a cross-sectional view of a surface of the silicon tower after bead blasting.

[0022] FIG. **4** is a cross-sectional view of the silicon tower surface of FIG. **3** after deposition of a pre-coat layer.

[0023] FIG. **5** is a cross-sectional view of the silicon tower surface of FIG. **4** after many runs of depositing silicon nitride.

[0024] FIG. **6** is a schematic cross-sectional view of a thermal CVD reactor in which a process of the invention may be practiced and in which the tower or shield of the invention may be used.

[0025] FIG. **7** is a schematic orthographic view of a tubular reactor having silicon sidewalls.

BRIEF DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0026] Silicon fixtures, particularly horizontally extending boats, have been frequently suggested and occasionally used in the past. However, their assembly has presented sufficient problems to prevent the widespread use of silicon towers. Many of these problems with silicon support fixtures have been addressed in a set of patents, U.S. Pat. Nos. 6,196,211, 6,205,993, and 6,225,594 to various of Zehavi, Davis, and Delaney. Boyle et al. in U.S. patent application, Ser. No. 09/608,291, filed Jun. 30, 2000, now issued as U.S. Pat. No. 6,455,395, and incorporated herein by reference in its entirety, disclose in detail a method of fabricating one embodiment of such a silicon tower 10, illustrated in FIG. 2. The tower 10 includes multiple silicon legs 12 joined at opposed ends to silicon bases 14. Teeth 16 are cut into the legs 12 to support the wafers.

[0027] It is preferred that at least the legs 12 are composed of virgin polysilicon (virgin poly) formed from the chemical vapor deposition of silane or chlorosilane. Such a material is virtually free of contaminants, particularly the rapidly diffusing metals so deleterious to silicon integrated circuits. The bases may be formed of Czochralski (CZ) silicon, preferably polysilicon although monocrystalline may be used, since virgin poly is not typically available in such large diameters. Other forms of silicon such as cast silicon may be used. The process includes joining the legs 12 to the bases 14 with a spin-on glass (SOG) or other glass-like compound followed by high-temperature ambient annealing at preferably between 1025 and 1400° C. to vitrify the SOG and bond it to the already oxidized silicon parts. After assembly, the tower 10, including both the legs 12 and bases 14, is subjected to a surface treatment to introduce controlled sub-surface damage in the silicon.

[0028] Such a surface treatment virtually eliminates the particle problem usually associated with thermal CVD of silicon nitride. We believe that the surface treatment not only removes the thick oxide layer formed in the SOG anneal, but also, as illustrated in the cross-sectional view of FIG. 2 produces pits 20 and cracks 22 penetrating into the treated surface 24 of the silicon part 26 of the tower 10. The silicon part 26 may be one of the legs 12 or one of the bases 14.

[0029] When the tower enters service, it is preferably first subjected to a pre-treatment similar to a typical nitride CVD deposition in which a silicon nitride pre-coat layer 28 not only covers the part surface 24 but also fills the pits 20 and cracks 22 to produce a smooth pre-coat surface 30. Preferably, during the pre-treatment, no wafers are inserted in the slots to be used in production. The silicon nitride in the pits 20 and cracks 22 firmly anchors the pre-coat layer 28 to the silicon part. Thereafter, when the tower enters normal production, subsequently deposited silicon nitride pre-coat layer 32 are sequentially deposited over the silicon part 26. Although differential thermal expansion continues to exist between the

nitride layers 32 and the underlying bulk silicon 26, the force exerted at the interface is insufficient to peel the nitride layers 32 from the part 26.

[0030] An effective method of work treating the silicon surface is to roughen it by bead blasting, which is similar to industrial sand blasting. A preferred such method is to blast the surface with particles of silicon carbide of 220 grey grit in a Model 48/PP dry blaster available from Trinity Tool Co. of Fraser, Mich. Particle velocity is controlled by an exit pressure of between about 20 and 80 psi. In the bead blasting, the blasting wand is manually swept over all exposed surfaces of the assembled tower. The blasting need not visibly roughen the silicon surface. The silicon surface following the preceding high-temperature SOG anneal has a bluish color, arising from the thick surface oxidation. The blasting is continued until the bluish color turns gray, indicative of silicon with perhaps a very thin native oxide. Preferably, the silicon carbide particles are relatively pure to above 99%, particularly with respect to metals. Use of particles with significant metal contaminants will likely introduce the metal into the silicon part, rendering the treated part much less useful for processing silicon integrated circuits.

[0031] Following bead blasting, the treated silicon surface is cleaned by vigorously washing it with a biodegradable, non-phosphate detergent such as Escolex to remove silicon particles clinging to the surface. A final clean with a high-pressure carbon dioxide gun, such as Sno Blo, removes any remaining particles. The final surface roughness has been measured to be typically about 32 microinches (0.8 μ m) on the virgin poly legs and 50 microinch (1.3 μ m) on the CZ bases. A preferred range of surface roughness, particularly for the legs, is 10 to 100 microinches Ra (0.25 to 2.5 μ m Ra). A more preferred range is 20-75 microinches Ra (0.5-1.9 μ m Ra), and a most preferred range is 30-50 microinches Ra (0.75-1.25 μ m Ra).

[0032] It is preferred that no post-treatment etching be performed as this would likely remove the pits and cracks. Post-treatment polishing is also not preferred, except possibly in the wafer bearing surfaces which, in a preferred embodiment, are cut into teeth slanting upwards from the legs at 1 to 3° from the horizontal.

[0033] Other hard particles may be used for the blasting, such as ceramics. However, the material must be substantially free of metals known to readily diffuse in silicon and affect its semiconductor qualities. Other types of surface treatment are possible, such as lapping and grinding. However, these processes are dirty, and offer no apparent advantage.

[0034] The silicon tower 10 fabricated according to the above process is used in a batch CVD reactor 40, as illustrated in FIG. 6, which is heated by a resistive coil 42. The reactor is supplied with precursor gases including silane or a chlorosilane such as SiClH₃ and ammonia (NH₃) from source 44, 46, and a vacuum (exhaust) pump 48 evacuates reactants from the interior of the reactor 40. The pump 48 may maintain the interior of the reactor 40 at anywhere in the range from approximately atmospheric pressure for atmospheric pressure CVD (APCDV) down to about 10 Torr for low pressure CVD (LPCVD). Multiple wafers 50 are loaded into the tower 10 and processed as described above to deposit the silicon nitride in one batch run. When a boat

instead of a tower is used, the thermal CVD reactor is typically in the form of a horizontally extending tube, into which the boat bearing multiple wafers is horizontally inserted.

[0035] Such surface-treated silicon towers can be used for hundreds to thousands of runs. The nitride build up seems to be limited only by the accumulating nitride filling the slots between the teeth and impeding mechanical clearance of the wafers. Such thicknesses of silicon nitride can be removed by reslotting the teeth or by a long etch in hot hydrofluoric acid.

[0036] Polysilicon is also frequently deposited by thermal CVD typically using a silane or chlorosilane precursor gas. A silicon tower for polysilicon CVD deposition is advantageous since the CVD polysilicon is well matched to the virgin poly and possibly other forms of silicon in the tower. A smooth silicon tower surface may suffice for polysilicon deposition. However, it has been observed that CVD polysilicon flakes from IC wafers. Accordingly, the surface treatment of the invention is useful in providing additional bonding between the bulk silicon parts and the deposited polysilicon layers. The silicon tower may be pre-coated with the same material as that deposited in batch CVD processing of the wafers. That is, for batch deposition of silicon nitride, the precoating may form a silicon nitride layer while, for batch deposition of polysilicon, the precoating may form a polysilicon layer.

[0037] Although the invention is particularly useful for support towers and boats supporting multiple wafers, it may also be applied to other parts that are exposed to deposition. For example, a sleeve 52 may be inserted in the CVD reactor 40 of FIG. 6 to control the flow of gases in the reactor. Whatever deposition occurs also coats the interior of the sleeve 52, which may be removed and replaced. In the past, the sleeve 52 has been composed of quartz. A quartz sleeve suffers many of the same problems as a quartz tower. Instead, according to the invention, the sleeve 52 is composed of silicon having a tubularly shaped wall of about 2 to 5 mm thickness. At least its interior walls are surface treated by bead blasting or the like to provide a good anchor for the deposition of many layers of silicon nitride. The lifetime of the treated silicon sleeve 52 is substantially longer than that of a quartz sleeve.

[0038] A similarly shaped silicon chamber part is a silicon reactor tube 60 illustrated in the schematic orthographic view of FIG. 7. It has a circularly symmetric wall 62 of thickness t enclosing a bore 64 of diameter D. A resistive heater 66 is wrapped around the tube 60 and is powered by a power supply 68 to heat the interior of the reactor to elevated temperatures. Other forms of heating are possible, such as radiant or RF inductive heating. If the silicon tube 60 has sufficiently high doping so as to be highly conductive, the RF energy may be coupled directly into the tube 60, in which case the power supply 68 supplies RF power rather than AC or DC and the wire 66 may be offset from the tube wall 62.

[0039] The diameter D is large enough to accommodate a wafer tower or wafer boat supporting a number of wafers. That is, the diameter D is somewhat larger than the wafer diameter of, for example, 200 or 300 mm. For a tower, the tube is arranged vertically; for a boat, the tube is arranged horizontally and preferably the boat is support on rails

cantilevered parallel to the tube wall **62**. In either case, the support fixture loaded with wafers is placed in the reactor tube. In a vertically arranged reactor, either the tube is lowered over a stationary tower or the tower may be inserted vertically into a stationary tube. On the other hand, a wafer boat is moved horizontally into a stationary horizontally arranged reactor tube.

[0040] The silicon tube 60 is held between unillustrated end caps, preferably formed of surface-treated silicon, providing a support for the tower or boat and ports for the supply gases and exhaust or vacuum pump of FIG. 6. If necessary, the end caps are vacuum sealed to the tube 60 for the relatively modest vacuums required. The thickness of the tube wall 62 is preferably at least 3 mm and more preferably at least 5 mm. Such a reactor tube thereby allows a large portion of the exposed surfaces of the reactor to be composed of high-purity silicon. Such reactor tubes, previously made of quartz or sometimes silicon carbide, are used for thermal CVD of silicon nitride and polysilicon, as previously described, for wet or dry thermal oxidation of silicon, for diffusion doping from an ambient including the doping material, inert annealing including a dopant drive-in, and for other high temperature processes. Advantageously, especially for thermal CVD, the interior surface of the tube wall 64 is surface treated to provide additional adhesion to the deposition material.

[0041] Other parts in this or other deposition chambers, such as pedestals, pedestal rings, and rails, typically formed of quartz in the past, may instead be formed of silicon, preferably virgin poly if it is available in adequate sizes, and thereafter surface treated as described above.

[0042] Although virgin poly is particularly advantageous for silicon parts which contact the wafer, other chamber parts such as the above described sleeve and wall do not require the very high purity levels associated with virgin poly. The surface treatment described above may be applied to other forms of silicon, for example, float zone (FZ) silicon, CZ silicon, cast silicon, edge film grown (EFG) silicon, the last two of which are prevalently used for solar cells, or other types such as extruded silicon. It is also possible, to perform the described surface treatment on a silicon film deposited on another base material, for example, by CVD.

[0043] At the present time, virgin polysilicon is not available in diameters of greater than 200 mm required for the sleeve and reactor tube described above. Silicon of lesser purity is acceptable in many processing applications in which a high-temperature silicon part does not touch the silicon wafer. Nonetheless, the silicon parts should be made of silicon that is substantially pure, for example, has a impurity atomic fraction of metals of less than one part per million and of other components including oxygen, nitrogen, and carbon of substantially less than 1% and preferably less than 50 parts per million. Alternatively, the silicon may be characterized as being semiconductive.

[0044] One method of forming the tubular sleeve and wall described above is extrusion of silicon in a tubular shape in a process also called edge film growth (EFG). Some older technology for doctor-blade extrusion of silicon is disclosed by Grabmaier et al. in U.S. Pat. Nos. 4,330,358 and 4,357, 201. This technology sinters the extruded form and uses germanium sintering aids, including semiconductor dopants

if desired. More recent technology including extruding silicon tubes is disclosed by Stormont et al. in U.S. Pat. No. 4,440,728 and by Harvey et al. in U.S. Pat. No. 5,102,494. GT Equipment Technologies, Inc. of Nashua, N.H. has commercialized and markets technology for extruding large hollow silicon members and sells an extruder under the tradename GI EFG Puller. It has long been known to form small-diameter sapphire tubes by EFG.

[0045] Ten-sided silicon chamber walls may be formed by bonding together ten silicon plates in a closed pattern as one would assemble staves into a barrel. However, this technique is not always successful because the polygonal shape introduces non-uniform flow patterns and the bonding agent used to bond the plates together is a contaminant for semiconductor processing.

[0046] The silicon parts of the invention are not limited to batch mode thermal CVD reactors. They can be used for plasma CVD and other low temperature processes performed with wafer temperatures below 400° C. For example, a single-wafer plasma CVD reactor has a side wall and a dome onto which the intended deposition material is likely to also be deposited. In the past, the wall and dome have been typically made of quartz, and a plasma cleaning process has been used to clean the wall and dome surfaces, either between every wafer run or on a less frequent schedule. If the quartz wall, dome, or other part is replaced with a corresponding silicon part surface treated as described above, the plasma cleaning may be eliminated or perhaps delayed until a planned maintenance shutdown. Plasma etching reactors are also subject to deposition of polymeric material and other residues on the chamber walls and parts. The roughened silicon described above will more firmly anchor the residues and reduce the production of particulates.

[0047] The invention thus provides a generic approach for reducing particles in substrate processing reactors by the use of surface worked silicon parts. Nonetheless, the silicon material of the parts is readily available at reasonable costs and does not require complex processing.

1. A silicon support fixture, comprising a plurality of silicon parts fixed together, configured to support a plurality of wafers, and having at least major surface portions with a roughened surface having sub-surface damage including pits and cracks penetrating the roughened surface.

2. The fixture of claim 1, wherein the roughened surface has a roughness in a range between 0.25 and $2.5 \mu m$ Ra.

3. The fixture of claim 2, wherein said range extends between 0.5 and 1.9 μm Ra.

4. The fixture of claim 3, wherein said range extends between 0.75 and $1.25 \mu m$ Ra.

5. The fixture of claim 1, wherein at least some of said silicon parts are composed of virgin polysilicon.

6. The fixture of claim 1, further comprising silicon nitride filled into the pits and cracks.

7. A silicon wafer processing reactor for treating a silicon wafer, including:

- a processing chamber for a silicon wafer supported therein; and
- a part exposed in said chamber composed of silicon and having a roughened exposed surface including pits and cracks penetrating the roughened exposed surface.

8. The reactor of claim 7, wherein said part is a support supporting a plurality of said wafers.

9. The reactor of claim 7, wherein the roughened exposed surface has a surface roughness in a range between 0.25 and 2.5 µm Ra.

10. The reactor of claim 9, wherein said range extends between 0.5 and 1.9 μm Ra.

11. The reactor of claim 10, wherein said range extends

between 0.75 and 1.25 μ m Ra. 12. The reactor of claim 7, wherein at least some of said silicon parts are composed of virgin polysilicon.

13. The reactor of claim 7, further comprising silicon nitride filled into the pits and cracks.

* * * * *