(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2015/147782 A1

(43) International Publication Date 1 October 2015 (01.10.2015)

(51) International Patent Classification: *H01L 23/62* (2006.01) *G11C 29/04* (2006.01)

(21) International Application Number:

PCT/US2014/031592

(22) International Filing Date:

24 March 2014 (24.03.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Blvd., Santa Clara, CA 95054 (US).

(72) Inventors; and

- (71) Applicants (for US only): CHANG, Ting [—/US]; 11336 NW Kearney St., Portland, OR 97229 (US). JAN, Chia-Hong [US/US]; 12849 NW Lorraine Drive, Portland, OR 97229 (US). HAFEZ, Walid, M. [US/US]; 4060 NW Carlton Court, Portland, OR 97229 (US).
- (74) Agent: MALONEY, Neil, F.; Finch & Maloney PLLC, c/o CPA Global, P.O. Box 52050, Minneapolis, MN 55402 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).


Declarations under Rule 4.17:

— of inventorship (Rule 4.17(iv))

Published:

with international search report (Art. 21(3))

(54) Title: ANTIFUSE ELEMENT USING SPACER BREAKDOWN



(57) Abstract: Techniques and circuitry are disclosed for efficiently implementing programmable memory array circuit architectures, including both non- volatile and volatile memories. The memory circuitry employs an antifuse scheme that includes an array of IT bitcells, wherein each bitcell effectively contains one gate or transistor-like device that provides both an antifuse element and a selector device for that bitcell. In particular, the bitcell device has asymmetric trench-based source/drain contacts such that one contact forms a capacitor in conjunction with the spacer and gate metal, and the other contact forms a diode in conjunction with a doped diffusion area and the gate metal. The capacitor serves as the antifuse element of the bitcell, and can be programmed by breaking down the spacer. The diode effectively provides a Schottky junction that serves as a selector device which can eliminate program and read disturbs from bitcells sharing the same bitline/wordline.



ANTIFUSE ELEMENT USING SPACER BREAKDOWN

FIELD OF THE DISCLOSURE

The present disclosure relates to memory circuits, and more particularly, to integrated antifuse programmable memory.

BACKGROUND

5

10

15

20

25

30

Programmable memory devices such as programmable read-only memory (PROM) and one-time programmable read-only memory (OTPROM) are typically programmed by either destroying links (via a fuse) or creating links (via an antifuse) within the memory circuit. In PROMs, for instance, each memory location or bit contains a fuse and/or an antifuse, and is programmed by triggering one of the two. Once programming is performed, it is generally irreversible. The programming is usually done after manufacturing of the memory device, and with a particular end-use or application in mind.

Fuse links are commonly implemented with resistive fuse elements that can be open-circuited or 'blown' with an appropriate amount of high-current. Antifuse links, on the other hand, are implemented with a thin barrier layer of non-conducting material (such as silicon dioxide) between two conductor layers or terminals, such that when a sufficiently high voltage is applied across the terminals, the silicon dioxide or other such non-conducting material is effectively turned into a short-circuit or otherwise low resistance conductive path between the two terminals.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 schematically illustrates an antifuse memory device configured in accordance with an embodiment of the present disclosure.

Figures 2a-c each illustrates a cross-section of an antifuse memory device structure configured in accordance with an embodiment of the present disclosure.

Figure 3a schematically illustrates an unprogrammed 1T bitcell of an antifuse memory device configured in accordance with an embodiment of the present disclosure.

Figure 3b schematically illustrates a programmed 1T bitcell of an antifuse memory device configured in accordance with an embodiment of the present disclosure.

Figure 3c illustrates the various integrated circuit layers comprising a 1T bitcell of an antifuse memory device configured in accordance with an embodiment of the present disclosure.

Figures 4a-b illustrate current-voltage characteristics of a 1T bitcell of an antifuse memory device configured in accordance with an embodiment of the present disclosure.

Figure 5a illustrates an example scheme for programming an antifuse memory device configured in accordance with an embodiment of the present disclosure.

5

10

15

20

25

30

Figure 5b illustrates another example scheme for programming an antifuse memory device configured in accordance with an embodiment of the present disclosure.

Figure 6 illustrates a methodology for making an antifuse memory device configured in accordance with an embodiment of the present disclosure.

Figure 7 illustrates a computing system implemented with antifuse memory configured in accordance with an embodiment of the present disclosure.

DETAILED DESCRIPTION

Techniques and circuitry are disclosed for efficiently implementing programmable memory array circuit architectures, such as PROM, OTPROM, and other such programmable non-volatile and volatile memories. The circuitry employs an antifuse scheme that includes an array of 1T memory bitcells, wherein each bitcell effectively contains one gate or transistor-like device that provides both an antifuse element and a selector device for that bitcell. In particular, the bitcell device has asymmetric trench-based source/drain contacts such that one contact forms a capacitor in conjunction with the spacer and gate metal. The other contact of the bitcell device forms a diode in conjunction with the doped diffusion area and the gate metal. The capacitor serves as the antifuse element of the bitcell, and can be programmed by breaking down the spacer. The diode-like element effectively provides a Schottky junction or barrier that serves as a selector device which can eliminate program and read disturbs from bitcells sharing the same bitline/wordline. As will be appreciated, the 1T anti-fuse element design enhances packing density as the breakdown layer is a vertical spacer instead of a horizontal gate dielectric, eliminating additional areas to accommodate the selector device. Just as with gate dielectric breakdown, spacer breakdown is a secure mechanism which cannot be decoded with reverse The bitcell configuration can be used in conjunction with column/row select engineering. circuitry, power selector circuitry, and/or readout circuitry to provide high-density memory array circuit designs and layouts. The techniques can be embodied, for example, in discrete memory devices (e.g., non-volatile and volatile memory chips), integrated system designs (e.g., purposebuilt silicon), or on-chip memory (e.g., microprocessor with on-chip non-volatile cache).

Numerous other embodiments, variations, and applications will be apparent in light of this disclosure.

General Overview

5

10

15

20

25

30

Typically, breakdown of gate oxide is the mainstream technology employed in memory arrays, where a given bitcell uses a select transistor to access a second transistor whose gate oxide will be broken down when selected to be programmed. This typical bitcell configuration requires two transistors (2T) to accomplish the task. Some more current designs employ a 1.5T structure to reduce the area penalty. This present disclosure provides a bitcell configuration that uses only 1T (one transistor-like device), thereby allowing an even higher packing density. In accordance with an embodiment, this 1T bitcell device includes a built-in capacitor (antifuse element) and a built-in Schottky diode (selector element). The capacitor comprises one contact of the bitcell device, the vertical spacer material, and the gate metal. The built-in diode comprises the other contact of the bitcell device, the diffusion area, and the gate metal. The built-in capacitor can be programmed to a logical '1' or '0' (based on readout levels caused by the resistance of that capacitor element after programming), and the built-in diode serves as the selector that suppresses program and read disturbs from neighboring bitcells sharing the same wordlines or bitlines.

So, the anti-fuse element utilizes gate spacer breakdown as the programming mechanism and does not require an additional transistor gate oxide layer for breakdown (as do 2T or 1.5T anti-fuse devices). An antifuse memory circuit as provided herein can be manufactured using standard CMOS processes, and utilizes as few as one additional mask when integrated with current replacement metal gate (RMG) and thick-gate processes. For instance, the fabrication process can be almost the same as for transistor fabrication, except that gate dielectric need not be provisioned and the source/drain contacts are provisioned in an asymmetric fashion (as will be discussed with reference to Figures 2a-2c). Using the vertical spacer material for breakdown instead of a horizontal gate dielectric reduces bitcell footprint. The manufacturing process is fully compatible, for example, with high-k metal gate FinFET processes. An additional mask can be used to skip gate dielectrics on the 1T bitcell array. Similar processes can be used to make high-k metal gate planar device processes, so long as one of the source/drain contact can be used in conjunction with the vertical dielectric spacer material and the gate metal to form the antifuse element (capacitor). By implementing the source/drain contacts in an asymmetric fashion, one of the contacts is ultimately implemented so that it does not contact a diffusion area, so that the only path for voltage breakdown is across the dielectric spacer material.

Use of the disclosed techniques/structure can be identified cross-sectionally with imaging techniques (e.g., scanning electron microscopy or SEM, transmission electron microscopy or TEM) of a given integrated circuit or other device that has a 1T bitcell structure that uses a vertical spacer breakdown for the antifuse element of the bitcell, as variously described herein. Discrete parts of the 1T bitcell, including the spacer to gate breakdown (the antifuse element) and the gate to substrate junction (diode), can be independently verified. As will be further appreciated in light of this disclosure, dielectric spacers which are typically formed proximate to the gate stack can be implemented with about the same thickness and quality as gate dielectrics which break down in a similar voltage range. In addition, Schottky turn-on voltage is comparable to transistor threshold voltage, and can be further tuned through work function engineering.

Numerous embodiments and configurations that use a vertical spacer for memory storage, whether one-time, volatile, or non-volatile, combined with a diode-type selector can be realized by, for example, changing the dielectric spacer materials and biasing conditions. The antifuse-based programmable memories described herein can be used in numerous applications, such as discrete memory devices as well as in microprocessors or other on-chip programmable memory applications, where the programmable nature enables functions such as cache repair, post-silicon circuit trimming/tuning, code storage, and security applications such as on-chip encryption key storage. Other suitable applications will be apparent in light of this disclosure, due to high packing density.

Memory Device Architecture

5

10

15

20

25

30

Figure 1 schematically illustrates an antifuse memory device configured in accordance with an embodiment of the present disclosure. As can be seen, the device generally includes column select circuitry, row select circuitry, and an MxN array of bitcells (only 2x2 array is shown, but M and N can be any integer values, as will be apparent in light of this disclosure. The actual array size will depend on the given application and desired storage capacity. Specific examples include a 32-row by 32-column organization, a 64-row by 64-column organization, or a 32-row by 128-column organization. Further note that the number of rows M need not match the number of columns N.

As can be further seen, each bitcell includes a capacitor-like antifuse element C and a diode-like selector element D connected to one another in a serial fashion such that one terminal of the antifuse element C is connected to the anode of the selector element D. The other terminal of the antifuse element C is connected to a corresponding wordline (wl0, wl1, ..., wlM-1) depending on the bitcell row, and the cathode terminal the selector element D is connected to a

corresponding bitline (bl0, bl1, ..., blN-1) depending on the bitcell column. Each wordline is driven by a corresponding row select circuit included in the row select circuitry, and each bitline is driven by a corresponding column select circuit included in the column select circuitry. In addition, each bitline is connected to its own sense amplifier, which provides a readout for that column.

5

10

15

20

25

30

The implementation details of the row and column select circuitry will generally depend on the desired bias voltages during programming and readout. In one example embodiment, each row and column select circuit can be implemented with a field effect transistor (FET) or other suitable switching element where the gate of the transistor receives a select signal that allows selection of a given row or column. Once the gate signal is received, a bias voltage available at the FET source is passed to the FET drain, which effectively drives the corresponding wordline or bitline. In any such cases, the desired biasing scheme for programming and readout will instruct the specific configuration details of the row and column select circuitry. A controller (off-chip or on-chip) can be used to provide the select signals to the row and column switching elements. As is known, the controller can be configured to translate read and write commands into the appropriate row/column select signals so that the appropriate bitcells are accessed. The sense amplifiers buffer the bitlines from the readout circuit and may be configured to amplify readout signals as needed. Any number of suitable column/row select circuits and sense amplifiers can be used here, as will be apparent in light of this disclosure. The disclosure is not intended to be limited to any particular column/row select and sense circuitry; rather, any circuitry capable of selecting and reading out the value of a 1T bitcell configured as provided herein can be used.

Figures 2a-c each illustrates a cross-section of an antifuse memory device structure configured in accordance with an embodiment of the present disclosure. As can be seen, this example embodiment includes a fin-based configuration. Note, however, that other embodiments may be similarly implemented using a planar configuration, as will be appreciated in light of this disclosure. Each cross-section shows one bitcell, but a plurality of such bitcells can be provisions to provide an array. Example processes for forming these structures will be discussed with reference to Figure 6.

With reference to Figure 2a, a substrate 101 is provided having a fin 111 formed thereon. Note that the cross-section is taken parallel to the fin 111. At least a portion of the top part of the fin 111 is doped (e.g., implantation and/or epitaxial deposition) to provide the diffusion area 113. As can be seen, the diffusion area 113 can be n-type to provide an N-well or p-type to provide a P-well, depending on the desired performance and application. Spacers 107 and gate metal 109

are intentionally provided in an unlanded or otherwise offset fashion, as further shown in Figure 2a. Because of this offset, the contact trenches 105 in this example configuration can be etched to the same depth in the insulator 103 material.

5

10

15

20

25

30

Note that the left-side contact 105 is offset from the diffusion area 113 and effectively suspended in the insulator 103 material, so as to form a capacitor in conjunction with the dielectric spacer 107 material and the gate metal 109. Specifically, contact 105 and gate metal 109 respectively form the conductive electrodes or plates of the capacitor, and the spacer material 107 forms the capacitor's dielectric between those two electrodes. This capacitor is the antifuse element C of the bitcell. On the other hand, the right-side contact 105 is landed on the diffusion area 113, so as to form a diode in conjunction with gate metal 109 and diffusion area 113. Specifically, the interface of gate metal 109 and diffusion area 113 provides a metal-semiconductor junction, with the anode of that junction at gate metal 109 and the cathode at the right contact 105. Such a gate metal-diffusion junction forms a Schottky barrier or ohmic contact. Whether such a metal-semiconductor junction forms a Schottky barrier or ohmic contact depends on the Schottky barrier height of the junction, as is known. In any such cases, this is the selector element of the bitcell.

The various materials making up the bitcell structure can vary from one embodiment to the next, and will depend on the application as will be appreciated. In one example embodiment, the following materials can be used: the substrate 101 including fin 111 is silicon; the insulator material 103 is spin-on-glass (SOG) or other flowable isolation material that solidifies when cured, or silicon dioxide; the gate metal 109 is titanium, titanium nitride, or tantalum nitride; the spacer 107 is silicon nitride; the contacts 105 are tungsten, and the diffusion area can be doped with arsenic or phosphor to provide an N-well. N-Well formation can be carried out using patterned implant, as is often times done. Alternatively, an N-well can be formed through an etch and epitaxial deposition process, such as with epi doped silicate glass (e.g., phosphorusdoped silicate glass (PSG). In such cases, a heavily doped epi region can be formed by first etching the fin 111 at desired locations and then selectively grow epi at these locations. Note that such materials are appropriate for n-type antifuse devices (N-well). As will be appreciated, however, the techniques provided herein can also be used for p-type devices (P-well). For instance, in such p-type cases, the work function metal and P-well doping level can be selected to ensure that the Schottky barrier is fulfilling the breakdown and turn-on voltages' requirements desired for a given application. In such cases, the P-well dopant could be, for example, boron or boron-doped silicate glass (BSG) and the epitaxial deposition to provide the diffusion 113 could be, for example, silicon germanium (SiGe). The present disclosure is not intended to be limited

to any particular material systems or biasing schemes. Rather, a 1T bitcell configuration employing a vertical spacer material breakdown voltage as variously provided herein can be implemented with numerous material systems or biasing schemes, as will be further appreciated in light of this disclosure.

As can be seen now with reference to Figure 2b, a structure similar to that shown in Figure 2a is provided, except that the spacers 107 and gate metal 109 are not intentionally provided in an unlanded or otherwise offset fashion. Rather, the spacers 107 and gate metal 109 effectively land on the top of fin 111. Note that this could also be a planar configuration (rather than a fin-based configuration). In any case, note that the contact trenches 105 in this example configuration are etched to different depths in the insulator 103 material. Specifically, the left contact 105 trench is shallow etched such that it does not reach the diffusion area 113, and the right contact 105 trench is deep etched such that is does reach the diffusion area 113. The resulting structure yields a 1T bitcell that operates in a similar fashion as the 1T bitcell shown in Figure 2a. The relevant previous discussion with respect to Figure 2a is equally applicable here, as will be appreciated.

As can be seen now with reference to Figure 2c, a structure similar to that shown in Figure 2b is provided, except that top of the fin 111 is tapered. Note that this could also be a planar configuration (rather than a fin-based configuration), if so desired. In any case, note that the contact trenches 105 in this example configuration are etched to the same depth in the insulator 103 material. However, because of the tapered surface of fin 111 (or other surface), the left contact 105 trench does not reach the diffusion area 113, and the right contact 105 trench does reach the diffusion area 113. The resulting structure yields a 1T bitcell that operates in a similar fashion as the 1T bitcell shown in Figures 2a and 2b. The relevant previous discussion with respect to Figures 2a-2b is equally applicable here.

Bitcell Programming/Reading

5

10

15

20

25

30

Figure 3a schematically illustrates an unprogrammed 1T bitcell of an antifuse memory device configured in accordance with an embodiment of the present disclosure. As can be seen, the antifuse element C still has capacitive-like qualities (two conductive plates sandwiching a dielectric material). The program voltage (V_{Prog}) can be applied via the wordline corresponding to that bitcell. During programming of a given bitcell, the diode D for that bitcell is forward biased so as to allow current to flow on the corresponding wordline and through the capacitor C of that bitcell to the corresponding bitline. This forward biasing is achieved by applying appropriate voltages to the corresponding wordline and bitline for that bitcell. The diodes of other bitcells in the same row as that bitcell being programmed are reverse biased by an

appropriate voltage provided on their corresponding bitlines. Likewise, the diodes of other bitcells in the same column as that bitcell being programmed are reverse biased by an appropriate voltage provided on their corresponding wordlines. So, one bitcell can be programmed (or read) at a time.

5

10

15

20

25

30

Figure 3b schematically illustrates a programmed 1T bitcell of an antifuse memory device configured in accordance with an embodiment of the present disclosure. As can be seen, the antifuse element C has been programmed or effectively converted to a resistor R. This resistance operates in conjunction with a resistance of the readout circuit so as to provide an indication of its programmed value (either a 1 or a 0, as the case may be). As will be appreciated in light of this disclosure, the conversion of the vertical spacer material 107 to a resistor-like element R can be done in a similar fashion as the gate dielectric of a conventional antifuse element is programmed. The read voltage (V_{Read}) can be applied via the wordline corresponding to that bitcell.

Figure 3c illustrates the various integrated circuit layers comprising a 1T bitcell of an antifuse memory device configured as discussed with reference to Figures 2a-c, in accordance with an embodiment. As can be seen, the CSG junction (\underline{C} ontact 105 / \underline{S} pacer 107 / \underline{G} ate Metal 109) forms the antifuse element C (or R after programming), and the Gate-to-Diffusion junction forms the diode-based selector element D. Again, note that the program voltage (V_{Prog}) and the read voltage (V_{Read}) can be applied via the wordline corresponding to that bitcell during programming and readout operations, respectively.

Figures 4a-b illustrate current-voltage characteristics of a 1T bitcell of an antifuse memory device configured in accordance with an embodiment of the present disclosure. In particular, Figure 4a shows that the gate-to-diffusion (metal-semiconductor) junction begins to conduct when the forward diode voltage drop (V_{Diode}) is reached. The magnitude of the reverse breakdown voltage (V_{Diode}) is typically higher than the forward threshold voltage. Figure 4b shows the breakdown voltage (V_{BD}) of the vertical spacer material 107, which is generally the same regardless of current flow direction (i.e., $V_{BD} \cong V_{BD}$). In one example embodiment, the Schottky diode forward voltage drop V_{Diode} is in the range of about 0.15v to 0.45v, and the breakdown voltage V_{BD} of the vertical spacer material 107 is in the range of about 0.5v to 3.5v. As can be further seen in Figure 4a, the reverse breakdown voltage of the diode is a function of the breakdown voltage V_{BD} of the vertical spacer material 107 plus V_{Diode} , which in the aggregate is generally much greater in magnitude (e.g., 5x greater or more, in one example embodiment) than the forward diode voltage drop V_{Diode} . The actual breakdown voltages of the spacer material 107 can vary greatly from one embodiment to the next, depending on factors such as the

type and geometry of the spacer material 107 as well as the available biasing voltages, as will be appreciated. Any given dielectric spacer material 107 having a known thickness T (as shown in Figure 2a) will have a known dielectric strength rating (e.g., MV/m, or 10^6 Volt/meter) from which the breakdown voltage V_{BD} can be estimated.

5

10

15

20

25

30

As will be appreciated, the voltages applied at the row-based wordlines and the column-based bitlines can be set to bias a given cell so that programming or readout can take place, while other bitcells are left in a non-conducting or otherwise inactive state. The HI-LO voltages applied to the bitlines can be the same as the HI-LO voltages applied to the wordlines in some example embodiments, but in other embodiments the bitline HI-LO voltages are different from the wordline HI-LO voltages. Figure 5a illustrates an example scheme for programming an antifuse memory device configured in accordance with an embodiment of the present disclosure. In this example configuration, the bitline HI-LO voltages are the same as the wordline HI-LO voltages. The following equations apply with respect to bitcell operation for this example embodiment:

$$\begin{split} V_{Prog} > V_{BD} + V_{Diode} + V_{NW} \quad & \text{(Equation 1)} \\ & \mid V_{BD}, V_{Diode} \mid > V_{Prog} \quad & \text{(Equation 2)} \\ & V_{Read} > V_{NW} + V_{Diode} \quad & \text{(Equation 3)} \end{split}$$

Here, V_{Prog} is the programming voltage applied to the wordline by the row select circuitry during programming, V_{Read} is the programming voltage applied to the wordline by the row select circuitry during readout, V_{BD} is the breakdown voltage of the vertical spacer material 107, V_{Diode} is the voltage drop across the Schottky junction, and V_{NW} is the voltage drop across the diffusion area 113 (which is an N-well in this example case).

As can be seen, bitcell A is being programmed. In particular, a programming voltage HI (V_{Prog}) is applied to wordline wl0 and a low voltage LO (ground) is applied to bitline bl0. These voltage levels cause the diode D of bitcell A to forward bias, and the programming voltage HI (less V_{Diode}) is dropped across the antifuse element C of bitcell A for a duration of time, thereby causing that antifuse element to have a resistance R within a certain range (as shown in Figure 3b). Note that V_{Prog} needs to be high enough to provide enough potential to breakdown the vertical spacer 107 in addition to the voltage drop at Schottky junction (V_{Diode}) and the N-well (V_{NW}). Bitcell B is not activated or is otherwise left unaffected because the same voltage HI is applied to both wordline wl0 and bitline bl1 thereby preventing the diode D of bitcell B. In a similar fashion, Bitcell C is left unaffected because the same voltage LO is applied to both wordline wl1 and bitline bl0 thereby preventing the diode D of bitcell C from becoming forward

biased and as such any voltage drop across antifuse element C of bitcell C. Bitcell D is effectively reverse biased because the voltage LO is applied to wordline wl1 and voltage HI is applied to bitline bl1. In this case, the diode D of Bitcell D prevents any reverse current flow and as such any voltage drop across antifuse element C of bitcell D. For bitcell D, note that V_{BD} , V_{Diode} needs to sustain V_{Prog} to prevent breakdown. As will be further appreciated, a read operation can be carried out in a similar fashion as a program operation, but change V_{Prog} to V_{Read} . V_{Read} is typically a lower voltage than V_{Prog} . In one example case, V_{Prog} is in the 2.5v to 5.0v range, and V_{Read} is in the 0.8v to 1.5v range. Numerous other voltage schemes can be used and the present disclosure is not intended to be limited to any particular such scheme, as will be appreciated.

5

10

15

20

25

30

Figure 5b illustrates another example scheme for programming an antifuse memory device configured in accordance with an embodiment of the present disclosure. In this example configuration, the bitline HI-LO voltages are different from the wordline HI-LO voltages. The following equations apply with respect to bitcell operation for this example embodiment:

$$V_{Prog} > V_{BD} + V_{Diode} + V_{NW}$$
 (Equation 4)
 $|V_{BD}, V_{Diode}| > V_{Prog}/2$ (Equation 5)
 $V_{Read} > V_{NW} + V_{Diode}$ (Equation 6)

The HI and LO voltages for the wordlines are V_{Prog} and $V_{Prog}/2$, respectively. The HI and LO voltages for the bitlines are $V_{Prog}/2$ and GND (ground or 0v), respectively. As can be seen, bitcell A is being programmed.

In particular, a programming voltage HI (V_{Prog}) is applied to wordline wl0 and a low voltage LO (ground) is applied to bitline bl0. These voltage levels cause the diode D of bitcell A to forward bias, and the programming voltage HI (less V_{Diode}) is dropped across the antifuse element C of bitcell A for a duration of time, thereby causing that antifuse element to have a resistance R. Note that V_{Prog} needs to be high enough to provide enough potential to breakdown the vertical spacer 107 in addition to the voltage drop at Schottky junction (V_{Diode}) and the N-well (V_{NW}). Bitcell B is not activated because the voltage HI (V_{Prog}) is applied to wordline wl0 and voltage HI ($V_{Prog}/2$) is applied to bitline bl1 which results in $V_{Prog}/2$ being dropped across bitcell B, which is insufficient to cause any breakdown or programming effect. In a similar fashion, Bitcell C is not activated because the voltage LO ($V_{Prog}/2$) is applied to wordline wl1 and voltage LO (GND) is applied to bitline bl0 which results in $V_{Prog}/2$ being dropped across bitcell C, which is insufficient to cause any breakdown or programming effect. For bitcells B and C, note that V_{BD} , V_{Diode} needs to sustain $V_{Prog}/2$ to prevent breakdown. Bitcell D is left unaffected because the same voltage ($V_{Prog}/2$) is applied to both wordline wl1 and bitline bl1

thereby preventing the diode D of bitcell D from becoming forward biased and as such any voltage drop across antifuse element C of bitcell D. As will be further appreciated, a read operation can be carried out in a similar fashion as a program operation, but change V_{Prog} to V_{Read} and $V_{Prog}/2$ to $V_{Read}/2$. Note that if an output voltage (Dout) of less than 0v is allowed, then all voltages can be shifted down by $V_{Prog}/2$ to save standby power.

Methodology

5

10

15

20

25

30

Note that a bitcell configuration as provided herein can be implemented using any standard transistor device process, such as a CMOS device process where a gate stack is formed, and then source and drain regions and contacts are formed. In some cases, the initial gate stack may include sacrificial gate materials that are subsequently removed using a remove metal gate or so-called RMG process. In general, any such processing schemes can be used to implement a bitcell configuration as described herein, with modifications to account for the lack of gate dielectric, the diffusion area 113, and the asymmetric nature of the trench-based contacts 105 (whether by an unlanded or offset gate trench, or a tapered/slanted diffusion area 113, or a shallow-deep pair of trench-based contacts 105).

Figure 6 illustrates a methodology for making an antifuse memory device configured in accordance with an embodiment of the present disclosure. Reference may be made to the example structures shown in Figures 2a-c to further understanding. The method includes forming 601 a fin structure on substrate. In some embodiments, the resulting fin 111 may be tapered as shown in Figure 2c. In still other embodiments, no fin 111 is needed. Rather, a planar transistor architecture can also be used, where the plane upon which the device is fabricated is slanted (as shown in Figure 2c) or where the trench-based contacts are etched to different depths (Figure 2b). For purposes of this example embodiment, assume that a fin-based configuration is desired.

The method continues with forming 603 a diffusion area on top of fin(s). In one example case, the diffusion is n-type, wherein an N-well is formed by patterned implantation of a suitable n-type dopant. Alternatively, the N-well can be epitaxially formed on the fin top surface, by first etching the fins at desired locations then selectively provisioning an epi growth at those locations. In one such example case, the epi growth is implemented with doped silicate glass (e.g., PSG). Recall that other embodiments may be implemented with a P-well using a suitable p-type dopant (e.g., BSG). The method continues with depositing 605 insulator material over fin structure. The insulator material may be any suitable dielectric that can be flowed or otherwise deposited on to the structure. Planarization and other intermediate processes may be used as necessary.

The method continues with etching 607 a trench to expose the diffusion area. As previously explained, the trench may be partially-landed (Figure 2a) or fully-landed (Figure 2b) on fin 111, depending on the desired configuration. The method continues with depositing 609 spacer material on trench sides, and depositing 611 gate metal in the trench (and any desired planarizing). As previously explained, no dielectric or gate oxide need be deposited at the trench bottom, as would be done for transistor fabrication. Note that the forming process may be taken in any number of sequences, and the depiction in Figure 6 is not intended to implicate a specific order of processing steps. Rather, numerous such methodologies will be apparent in light of this disclosure.

The method continues with etching 613 the input and output contact trenches. As previously explained, the trench-based contacts 105 can be implemented in an asymmetric fashion. For instance, if the gate trench is offset as shown in Figure 2a, then the left and right-side contact trenches can be the same depth, but the right-side contact trench lands on the diffusion 113 and the left-side contact trench remains suspended. Alternatively, if the diffusion area 113 is tapered or otherwise configured with non-uniform height (as shown in Figure 2c), the contact trenches can be the same depth if so desired, wherein the up-slope contact trench reaches the diffusion area 113 and the down-slope contact trench does not. In other such cases, the down-slope contact trench can be shallower than the up-slope contact trench. In still another alternative embodiment, if the gate trench lands completely on a flat surface of uniform height (as shown in Figure 2b), then one trench can be deeper so as to reach the diffusion area 113 and the other trench can be shallower and not reach the diffusion area 113. The method continues with depositing 615 the contact material into the trenches and planarizing as necessary.

System

5

10

15

20

25

30

Figure 7 illustrates a computing system implemented with antifuse memory configured in accordance with an embodiment of the present disclosure. As can be seen, the computing system 700 houses a motherboard 702. The motherboard 702 may include a number of components, including, but not limited to, a processor 704 and at least one communication chip 706, each of which can be physically and electrically coupled to the motherboard 702, or otherwise integrated therein. As will be appreciated, the motherboard 702 may be, for example, any printed circuit board, whether a main board, a daughterboard mounted on a main board, or the only board of system 700, etc. Depending on its applications, computing system 700 may include one or more other components that may or may not be physically and electrically coupled to the motherboard 702. These other components may include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), a graphics processor, a digital signal processor, a

crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth). Any of the components included in computing system 700 may include one or more integrated circuit structures or devices formed using the techniques disclosed herein. In some embodiments, multiple functions can be integrated into one or more chips (e.g., for instance, note that the communication chip 706 can be part of or otherwise integrated into the processor 704).

5

10

15

20

25

30

The communication chip 706 enables wireless communications for the transfer of data to and from the computing system 700. The term "wireless" and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 706 may implement any of a number of wireless standards or protocols, including, but not limited to, Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The computing system 700 may include a plurality of communication chips 706. For instance, a first communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.

The processor 704 of the computing system 700 includes an integrated circuit die packaged within the processor 704. In some embodiments, the integrated circuit die of the processor includes onboard circuitry that is implemented with one or more integrated circuit structures or devices as variously described herein. The term "processor" may refer to any device or portion of a device that processes, for instance, electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

The communication chip 706 also may include an integrated circuit die packaged within the communication chip 706. In accordance with some such example embodiments, the integrated circuit die of the communication chip includes one or more integrated circuit structures or devices as described herein. As will be appreciated in light of this disclosure, note

that multi-standard wireless capability may be integrated directly into the processor 704 (e.g., where functionality of any chips 706 is integrated into processor 704, rather than having separate communication chips). Further note that processor 704 may be a chip set having such wireless capability. In short, any number of processor 704 and/or communication chips 706 can be used. Likewise, any one chip or chip set can have multiple functions integrated therein.

In various implementations, the computing device 700 may be a laptop, a netbook, a notebook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra-mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, a digital video recorder, or any other electronic device that processes data or employs one or more integrated circuit structures or devices, as variously described herein.

Further Example Embodiments

5

10

15

20

25

30

The following examples pertain to further embodiments, from which numerous permutations and configurations will be apparent.

Example 1 is a memory device bitcell, comprising: a semiconductor substrate having a surface; a diffusion area on or in the surface of the semiconductor substrate; first and second vertical dielectric spacers, at least one of those spacers being over and in contact with the diffusion area; metal deposited between and in contact with the first and second vertical dielectric spacers, the metal also being at least partially in contact with the diffusion area; a first trench-based conductive contact that is not in contact with the diffusion area but forms an antifuse element in conjunction with the first vertical dielectric spacer and the metal; and a second trench-based conductive contact that is in contact with the diffusion area and forms a selector element in conjunction with the diffusion area and the metal.

Example 2 includes the subject matter of Example 1, further comprising an insulator material layer over the substrate and in which the first and second vertical dielectric spacers, metal, and first and second trench-based conductive contacts reside.

Example 3 includes the subject matter of any of Examples 1 or 2, wherein the semiconductor substrate comprises a fin and the surface comprises the top of the fin.

Example 4 includes the subject matter of any of the previous Examples, wherein the surface has a non-uniform height.

Example 5 includes the subject matter of any of the previous Examples, wherein the surface is slanted.

Example 6 includes the subject matter of any of the previous Examples, wherein the diffusion area is slanted or otherwise has a non-uniform height.

Example 7 includes the subject matter of any of the previous Examples, wherein the diffusion area comprises an N-well.

Example 8 includes the subject matter of any of Examples 1-6, wherein the diffusion area comprises a P-well.

5

10

15

20

25

30

Example 9 includes the subject matter of any of the previous Examples, wherein the first and second vertical dielectric spacers are both over and in contact with the diffusion area.

Example 10 includes the subject matter of any of the previous Examples, wherein the first and second vertical dielectric spacers are both the same height.

Example 11 includes the subject matter of any of Examples 1-9, wherein one of the first and second vertical dielectric spacers is longer than the other one.

Example 12 includes the subject matter of any of Examples 1-8 wherein only one of the first and second vertical dielectric spacers is over and in contact with the diffusion area, and the other spacer is over and in contact with another area of the substrate.

Example 13 includes the subject matter of Example 12, wherein the semiconductor substrate comprises a fin and the surface comprises the top of the fin, and the another area of the substrate is an area that is adjacent to the fin.

Example 14 includes the subject matter of any of the previous Examples, wherein one of the first and second trench-based conductive contacts is longer than the other one.

Example 15 includes the subject matter of any of Examples 1-13, wherein the first and second trench-based conductive contacts are the same height.

Example 16 includes the subject matter of Example 1, wherein the metal partially lands on the diffusion.

Example 17 includes the subject matter of Example 16, wherein the vertical dielectric spacer in contact with the unlanded portion of the metal is longer than the vertical dielectric spacer in contact with the landed portion.

Example 18 includes the subject matter of Example 16 or 17, wherein the first and second trench-based conductive contacts have the same length.

Example 19 includes the subject matter of Example 16 or 17, wherein one of the first and second trench-based conductive contacts is longer than the other one.

Example 20 includes the subject matter of Example 1, wherein the metal completely lands on the diffusion.

Example 21 includes the subject matter of Example 20, wherein one of the vertical dielectric spacers is longer than the other because the diffusion has a non-uniform height.

Example 22 includes the subject matter of Example 20 or 21, wherein one of the vertical dielectric spacers is longer than the other because the diffusion is slanted.

Example 23 includes the subject matter of any of Examples 20-22, wherein the first and second trench-based conductive contacts have the same length.

5

10

15

20

25

30

Example 24 includes the subject matter of any of Examples 20-22, wherein the first trench-based conductive contact has a different length than the second trench-based conductive contact.

Example 25 includes a memory device comprising an array of bitcells of any of Examples 1-24.

Example 26 includes an integrated circuit comprising the memory device of Example 25. In some such example cases, the integrated circuit can be a processor or a communication chip.

Example 27 includes a storage system comprising the subject matter of any of Examples 24-26, further comprising at least one of: column select circuitry for selecting a column of the array; row select circuitry for selecting a row of the array; and sense amplifier circuitry for sensing bitcell state during readout.

Example 28 includes a memory device, comprising: an array of bitcells formed on a semiconductor substrate, each bitcell comprising: a surface of the substrate; a diffusion area on or in the surface of the semiconductor substrate; first and second vertical dielectric spacers, at least one of those spacers being over and in contact with the diffusion area; metal deposited between and in contact with the first and second vertical dielectric spacers, the metal also being at least partially in contact with the diffusion area; a first trench-based conductive contact that is not in contact with the diffusion area but forms an antifuse element in conjunction with the first vertical dielectric spacer and the metal; a second trench-based conductive contact that is in contact with the diffusion area and forms a selector element in conjunction with the diffusion area and the metal; and an insulator material layer over the substrate and in which the first and second vertical dielectric spacers, metal, and first and second trench-based conductive contacts reside; column select circuitry for selecting a column of the array; and row select circuitry for selecting a row of the array.

Example 29 includes the subject matter of Example 28, wherein the semiconductor substrate comprises a fin and the surface comprises a top portion of the fin.

Example 30 includes the subject matter of Example 28 or 29, wherein the metal of at least some of the bitcells partially lands on the corresponding diffusion of that bitcell.

Example 31 includes the subject matter of Example 30, wherein, for the at least some bitcells, the vertical dielectric spacer in contact with the unlanded portion of the metal is longer than the vertical dielectric spacer in contact with the landed portion.

5

10

15

20

25

30

Example 32 includes the subject matter of Example 30 or 31, wherein, for the at least some bitcells, the first and second trench-based conductive contacts have the same length.

Example 33 includes the subject matter of Example 30 or 31, wherein, for the at least some bitcells, one of the first and second trench-based conductive contacts is longer than the other one.

Example 34 includes the subject matter of Example 28 or 29 wherein the metal of at least some of the bitcells completely lands on the corresponding diffusion of that bitcell.

Example 35 includes the subject matter of Example 34, wherein, for the at least some bitcells, one of the vertical dielectric spacers is longer than the other because the diffusion has a non-uniform height.

Example 36 includes the subject matter of Example 34 or 35, wherein, for the at least some bitcells, one of the vertical dielectric spacers is longer than the other because the diffusion is slanted.

Example 37 includes the subject matter of any of Examples 34-36, wherein, for the at least some bitcells, the first and second trench-based conductive contacts have the same length.

Example 38 includes the subject matter of any of Examples 34-36, wherein the first trench-based conductive contact has a different length than the second trench-based conductive contact.

Example 39 includes a method for making a bitcell, comprising: providing a semiconductor substrate having a surface; providing a diffusion area on or in the surface of the semiconductor substrate; providing first and second vertical dielectric spacers, at least one of those spacers being over and in contact with the diffusion area; depositing metal between and in contact with the first and second vertical dielectric spacers, the metal also being at least partially in contact with the diffusion area; providing a first trench-based conductive contact that is not in contact with the diffusion area but forms an antifuse element in conjunction with the first vertical dielectric spacer and the metal; and providing a second trench-based conductive contact that is in contact with the diffusion area and forms a selector element in conjunction with the diffusion area and the metal.

Example 40 includes the subject matter of Example 39, and further includes providing an insulator material layer over the substrate, wherein the first and second vertical dielectric spacers, metal, and first and second trench-based conductive contacts reside within the insulator material layer.

Example 41 includes the subject matter of Example 39 or 40, wherein the semiconductor substrate comprises a fin and the surface comprises a top portion of the fin.

5

10

15

20

25

30

Example 42 includes the subject matter of any of Examples 39-41, and further includes providing the surface to have a non-uniform height.

Example 43 includes the subject matter of any of Examples 39-42, wherein the surface is slanted.

Example 44 includes the subject matter of any of Examples 39-43, wherein the diffusion area is slanted or otherwise has a non-uniform height given its relationship to the corresponding surface.

Example 45 includes the subject matter of any of Examples 39-44 wherein the metal partially lands on the diffusion.

Example 46 includes the subject matter of Example 45, wherein the vertical dielectric spacer in contact with the unlanded portion of the metal is longer than the vertical dielectric spacer in contact with the landed portion.

Example 47 includes the subject matter of Example 45 or 46, wherein the first and second trench-based conductive contacts have the same length.

Example 48 includes the subject matter of Example 45 or 46, wherein one of the first and second trench-based conductive contacts is longer than the other one.

Example 49 includes the subject matter of any of Examples 39-44 wherein the metal completely lands on the diffusion.

Example 50 includes the subject matter of Example 49, wherein one of the vertical dielectric spacers is longer than the other because the diffusion has a non-uniform height.

Example 51 includes the subject matter of Example 49 or 50, wherein one of the vertical dielectric spacers is longer than the other because the diffusion is slanted.

Example 52 includes the subject matter of any of Examples 49-51, wherein the first and second trench-based conductive contacts have the same length.

Example 53 includes the subject matter of any of Examples 49-51, wherein the first trench-based conductive contact has a different length than the second trench-based conductive contact.

Example 54 includes the subject matter of Example 39 wherein the metal partially lands on the diffusion, and wherein the vertical dielectric spacer in contact with the unlanded portion of the metal is longer than the vertical dielectric spacer in contact with the landed portion.

Example 55 includes the subject matter of Example 39 wherein the metal completely lands on the diffusion, and wherein one of the vertical dielectric spacers is longer than the other because the diffusion is slanted or otherwise has a non-uniform height and/or the first trench-based conductive contact has a different length than the second trench-based conductive contact.

5

10

The foregoing description of the embodiments of the disclosure has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the disclosure to the precise forms disclosed. Many modifications and variations are possible in light of this disclosure. It is intended that the scope of the disclosure be limited not by this detailed description, but rather by the claims appended hereto.

CLAIMS

What is claimed is:

5

10

15

- 1. A memory device bitcell, comprising:
- a semiconductor substrate having a surface;
- a diffusion area on or in the surface of the semiconductor substrate;
- first and second vertical dielectric spacers, at least one of those spacers being over and in contact with the diffusion area;
- metal deposited between and in contact with the first and second vertical dielectric spacers, the metal also being at least partially in contact with the diffusion area;
- a first trench-based conductive contact that is not in contact with the diffusion area but forms an antifuse element in conjunction with the first vertical dielectric spacer and the metal; and
- a second trench-based conductive contact that is in contact with the diffusion area and forms a selector element in conjunction with the diffusion area and the metal.
- 2. The bitcell of claim 1 further comprising an insulator material layer over the substrate and in which the first and second vertical dielectric spacers, metal, and first and second trench-based conductive contacts reside.
 - 3. The bitcell of claim 1 wherein the semiconductor substrate comprises a fin and the surface comprises the top of the fin.
- 20 4. The bitcell of any of claim 1 wherein the diffusion area is slanted or otherwise has a non-uniform height.
 - 5. The bitcell of claim 1 wherein the diffusion area comprises an N-well.
 - 6. The bitcell of any of claims 1-5 wherein the first and second vertical dielectric spacers are both over and in contact with the diffusion area.
 - 7. The bitcell of any of claims 1-5 wherein one of the first and second vertical dielectric spacers is longer than the other one.
 - 8. The bitcell of any of claims 1-5 wherein only one of the first and second vertical dielectric spacers is over and in contact with the diffusion area, and the other spacer is over and in contact with another area of the substrate.

9. The bitcell of claim 8 wherein the semiconductor substrate comprises a fin and the surface comprises the top of the fin, and the another area of the substrate is an area that is adjacent to the fin.

- 10. The bitcell of any of claims 1-5 wherein one of the first and second trench-based conductive contacts is longer than the other one.
 - 11. The bitcell of claim 1 wherein the metal partially lands on the diffusion.
 - 12. The bitcell of claim 11 wherein the vertical dielectric spacer in contact with the unlanded portion of the metal is longer than the vertical dielectric spacer in contact with the landed portion.
- 13. The bitcell of claim 11 wherein one of the first and second trench-based conductive contacts is longer than the other one.
 - 14. The bitcell of claim 1 wherein the metal completely lands on the diffusion.
 - 15. The bitcell of claim 14 wherein one of the vertical dielectric spacers is longer than the other because the diffusion is slanted or otherwise has a non-uniform height.
 - 16. The bitcell of claim 14 wherein the first trench-based conductive contact has a different length than the second trench-based conductive contact.
 - 17. A memory device comprising an array of bitcells of any of claims 1-5 and 11-16.
 - 18. An integrated circuit comprising the memory device of claim 17, wherein the integrated circuit is a processor or a communication chip.
 - 19. A memory device, comprising:

5

15

20

25

an array of bitcells formed on a semiconductor substrate, each bitcell comprising:

- a surface of the substrate;
- a diffusion area on or in the surface of the semiconductor substrate;
- first and second vertical dielectric spacers, at least one of those spacers being over and in contact with the diffusion area;

metal deposited between and in contact with the first and second vertical dielectric spacers, the metal also being at least partially in contact with the diffusion area;

- a first trench-based conductive contact that is not in contact with the diffusion area but forms an antifuse element in conjunction with the first vertical dielectric spacer and the metal;
- a second trench-based conductive contact that is in contact with the diffusion area and forms a selector element in conjunction with the diffusion area and the metal; and
- an insulator material layer over the substrate and in which the first and second vertical dielectric spacers, metal, and first and second trench-based conductive contacts reside;

wherein the semiconductor substrate comprises a fin and the surface comprises a top portion of the fin; and

column select circuitry for selecting a column of the array; and row select circuitry for selecting a row of the array.

5

10

15

20

25

- 20. The device of claim 19 wherein the metal of at least some of the bitcells partially lands on the corresponding diffusion of that bitcell, and wherein, for the at least some bitcells, the vertical dielectric spacer in contact with the unlanded portion of the metal is longer than the vertical dielectric spacer in contact with the landed portion.
- 21. The device of claim 19 wherein the metal of at least some of the bitcells completely lands on the corresponding diffusion of that bitcell, and wherein, for the at least some bitcells, one of the vertical dielectric spacers is longer than the other because the diffusion is slanted or otherwise has a non-uniform height and/or the first trench-based conductive contact has a different length than the second trench-based conductive contact.
 - 22. A method for making a bitcell, comprising:

providing a semiconductor substrate having a surface, wherein the semiconductor substrate comprises a fin and the surface comprises a top portion of the fin;

providing a diffusion area on or in the surface of the semiconductor substrate;

5

10

15

providing first and second vertical dielectric spacers, at least one of those spacers being over and in contact with the diffusion area;

- depositing metal between and in contact with the first and second vertical dielectric spacers, the metal also being at least partially in contact with the diffusion area;
- providing a first trench-based conductive contact that is not in contact with the diffusion area but forms an antifuse element in conjunction with the first vertical dielectric spacer and the metal; and
- providing a second trench-based conductive contact that is in contact with the diffusion area and forms a selector element in conjunction with the diffusion area and the metal.
- 23. The method of claim 22 wherein the diffusion area is slanted or otherwise has a non-uniform height given its relationship to the corresponding surface.
- 24. The method of claim 22 or 23 wherein the metal partially lands on the diffusion, and wherein the vertical dielectric spacer in contact with the unlanded portion of the metal is longer than the vertical dielectric spacer in contact with the landed portion.
- 25. The method of claim 22 or 23 wherein the metal completely lands on the diffusion, and wherein one of the vertical dielectric spacers is longer than the other because the diffusion is slanted or otherwise has a non-uniform height and/or the first trench-based conductive contact has a different length than the second trench-based conductive contact.








Fig. 1














Fig. 3a

Fig. 3b

Fig. 3c





Columns and Rows:

 $HI = V_{Prog}$




Fig. 5a




Fig. 5b




Fig. 6




Fig. 7

International application No. **PCT/US2014/031592**

A. CLASSIFICATION OF SUBJECT MATTER

H01L 23/62(2006.01)i, G11C 29/04(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/62; H01L 27/115; H01L 27/088; H03K 19/173; H01L 29/18; H01L 21/8234; H01L 47/00; H01L 21/00; G11C 29/04

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKOMPASS(KIPO internal) & keywords: finFET, diffusion, capacitor, antifuse, programming

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2010-0327363 A1 (TAKASHI NAKABAYASHI) 30 December 2010 See abstract, paragraphs [0030]-[0039] and figure 2.	1-25
A	US 2009-0072212 A1 (PAUL VAN DER SLUIS et al.) 19 March 2009 See abstract, paragraphs [0029]-[0036] and figures 5-6.	1-25
A	US 2008-0211540 A1 (SHINOBU FUJITA) 04 September 2008 See abstract, paragraphs [0059]-[0074] and figures 5, 9.	1-25
A	US 2010-0090213 A1 (CHANG-WOOK JEONG et al.) 15 April 2010 See abstract, paragraphs [0073]-[0122] and figures 5-18.	1-25
A	KR 10-2004-0060475 A (DONGBU ELECTRONICS CO., LTD.) 06 July 2004 See abstract, pages 2-3 and figures 10-12.	1–25

 \boxtimes

See patent family annex.

- * Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

23 December 2014 (23.12.2014)

Date of mailing of the international search report

23 December 2014 (23.12.2014)

Name and mailing address of the ISA/KR



International Application Division Korean Intellectual Property Office 189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

International application No.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2010-0327363 A1	30/12/2010	JP 2009-283685 A WO 2009-141977 A1	03/12/2009 26/11/2009
US 2009-0072212 A1	19/03/2009	AT 543186 T CN 101180684 A CN 101180684 B EP 1889262 A1 EP 1889262 B1 JP 2008-543040 A KR 10-2008-0012989 A US 7923813 B2 WO 2006-126110 A1	15/02/2012 14/05/2008 30/03/2011 20/02/2008 25/01/2012 27/11/2008 12/02/2008 12/04/2011 30/11/2006
US 2008-0211540 A1	04/09/2008	JP 2008-219011 A JP 2009-004735 A JP 2013-165282 A	18/09/2008 08/01/2009 22/08/2013
US 2010-0090213 A1	15/04/2010	CN 101101793 A KR 10-0791071 B1 TW 200805622 A TW 1336126 A TW 1336126 B US 2008-0007986 A1 US 7656694 B2 US 7974115 B2	09/01/2008 02/01/2008 16/01/2008 11/01/2011 11/01/2011 10/01/2008 02/02/2010 05/07/2011
KR 10-2004-0060475 A	06/07/2004	KR 10-0937647 B1 US 2004-0129999 A1 US 7649241 B2	19/01/2010 08/07/2004 19/01/2010