

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
14 February 2002 (14.02.2002)

PCT

(10) International Publication Number
WO 02/12999 A3

(51) International Patent Classification⁷: G06F 17/50, 9/44

(21) International Application Number: PCT/BE01/00134

(22) International Filing Date: 8 August 2001 (08.08.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0019341.7 8 August 2000 (08.08.2000) GB

(71) Applicant (for all designated States except US): EASICS
NV [BE/BE]; Interleuvenlaan 86, B-3001 Leuven (BE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): VANDEWEERD, Ivo
[BE/BE]; Vuurkruisenlaan 1, B-3500 Hasselt (BE).

(74) Agents: HERTOGHE, Kris et al.; Bird Goën & Co., Vil-
voordsebaan 92, B-3020 Winksele (BE).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— of inventorship (Rule 4.17(iv)) for US only

Published:

— with international search report

[Continued on next page]

(54) Title: AN ARRAY OF PARALLEL PROGRAMMABLE PROCESSING ENGINES AND DETERMINISTIC METHOD OF OPERATING THE SAME



(57) Abstract: The present invention provides an array of parallel programmable processing engines interconnected by a switching network. At least some of the processing engines execute a thread, and at least some threads communicate with each other through communication objects either internally within one processing engine or through the network. A scheduling step of the parallel programmable processing engines is initiated by one or more events, an event being defined by a change of a state variable of a communication object. The array comprises: means for scheduling a scheduling step of the processing engines, the scheduling means comprising means for executing at least a first set of threads in parallel, means for updating state values of communications objects in response to the parallel executing step, and means for repeatedly and sequentially scheduling the executing means and the updating means until no more events occur. The present invention also provides a deterministic method of operating such an array.



WO 02/12999 A3



— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report:
2 May 2002

INTERNATIONAL SEARCH REPORT

International Application No

PCT/BE 01/00134

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 G06F17/50 G06F9/44

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, IBM-TDB, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 00 42535 A (CHAN TERENCE) 20 July 2000 (2000-07-20) page 5, line 6 - line 32 page 11, line 27 -page 12, line 22 figure 7 --- -/--	1,3,10, 18,21, 23,28

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

° Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

22 February 2002

Date of mailing of the international search report

07/03/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040. Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Guingale, A

INTERNATIONAL SEARCH REPORT

International Application No

PCT/BE 01/00134

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>SERNEC R ET AL: "Multithreaded systolic/SIMD DSP array processor-MUS2DAP" 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS. SIPS 97 DESIGN AND IMPLEMENTATION FORMERLY VLSI SIGNAL PROCESSING (CAT. NO.97TH8262), 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS. SIPS 97 DESIGN AND IMPLEMENTATION FORMERLY VLSI SIGNAL PROCESSING,, pages 448-457, XP002189868 1997, New York, NY, USA, IEEE, USA ISBN: 0-7803-3806-5 abstract</p>	<p>1,10,18, 21,23,28</p>
A	<p>SAKURAI R ET AL: "A scheduling method for synchronous communication in the Bach hardware compiler" PROCEEDINGS OF THE ASP-DAC '99 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999 (CAT. NO.99EX198), PROCEEDINGS OF THE ASP-DAC '99 ASIAN AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, WANCHAI, HONG KONG, 18-21 JAN. 1999, pages 193-196 vol.1, XP010326328 1999, Piscataway, NJ, USA, IEEE, USA ISBN: 0-7803-5012-X abstract</p>	<p>1,3,10, 18,21, 23,28</p>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/BE 01/00134

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
WO 0042535	A	20-07-2000	AU	2505200 A	01-08-2000
			WO	0042535 A1	20-07-2000
