

(21) Application No: 1317942.9
(22) Date of Filing: 29.03.2012
Date Lodged: 10.10.2013
(30) Priority Data:
(31) 13078868 (32) 01.04.2011 (33) US
(86) International Application Data:
PCT/US2012/031202 En 29.03.2012
(87) International Publication Data:
WO2012/135494 En 04.10.2012

(51) INT CL:
G06F 9/38 (2006.01) G06F 9/06 (2006.01)
G06F 9/30 (2006.01)
(56) Documents Cited:
US7761694 B2
US6223277 B1
US20080065863
(58) Field of Search:
INT CL G06F
Other: eKOMPASS(KIPO internal) & Keywords: vector concatenate shift mask, align instruction, concatenated source;

(71) Applicant(s):
Intel Corporation
(Incorporated in USA - Delaware)
2200 Mission College Boulevard, Santa Clara,
California 95052-8119, United States of America

(72) Inventor(s):
Jesus Corbal San Adrian
Roger Espasa Sans
Milind Baburao Girkar
Lisa K Wu
Dennis R Bradford
Victor W Lee

(74) Agent and/or Address for Service:
Harrison Goddard Foote LLP
Document Handling- HGF (Sheffield), Belgrave Hall,
Belgrave Street, Leeds, LS2 8DD, United Kingdom

(54) Title of the Invention: **System, apparatus, and method for aligning registers**
Abstract Title: **System, apparatus, and method for aligning registers**

(57) Embodiments of systems, apparatuses, and methods for performing an align instruction in a computer processor are described. In some embodiments, the execution of an align instruction causes the selective storage of data elements of two concatenated sources to be stored in a destination.




FIGURE 4