In this paper, we introduce a process variation-tolerant 3D microprocessor design that exploits an architectural insight: narrow-width values. The main target ...
scholar.google.com › citations
In this paper, we introduce a process variation-tolerant 3D microprocessor design that exploits an architectural insight: narrow-width values. The main target ...
This paper investigates using dynamic memory cells with architecture support to enable robust cache designs tolerant to process variations for future ...
Missing: 3D | Show results with:3D
This paper investigates using dy- namic memory cells with architecture support to enable robust data cache designs tolerant to process variations for future ...
Missing: 3D | Show results with:3D
Our proposed architecture disables faulty cache subparts and turns on only the portions that store meaningful data in the cache arrays, which results in high ...
In this paper, we propose a novel architectural scheme that exploits the narrow-width value for yield improvement of last-level caches in 3D microprocessors. In ...
Sep 1, 2015 · In this paper, we propose a novel cache architecture that exploits narrow-width values for yield improvement of LLCs (in this paper, L2 caches) ...
https://dblp.org/rec/conf/icicdt/KongC13. Joonho Kong, Sung Woo Chung: Process variation-tolerant 3D microprocessor design: An efficient architectural solution.
This paper investigates cache management techniques for tolerating process variation in a 3D DRAM stacked onto a multicore processor and develops cache ...
Given the focus on emerging techniques in design automation, we address both planar ICs and emerging 3D IC technology for which there is an increasing body of ...