When setup/hold times of bistable elements are violated, they may become metastable, i.e., enter a transient state that is neither digital 0 nor 1 [1].

Abstract—When setup/hold times of bistable elements are violated, they may become metastable, i.e., enter a transient state.

Jan 22, 2018 · The inputs to the sorting circuit may have some metastable bits, which means that the respective signals behave out-of-spec from the perspective ...

Abstract—When setup/hold times of bistable elements are violated, they may become metastable, i.e., enter a transient state.

Oct 7, 2019 · We obtain asymptotically optimal metastability-containing sorting networks. We complement these results with simulations, independently ...

Jan 25, 2018 · Concretely, for 10-channel sorting networks and 16-bit wide inputs, we improve by 48.46% in delay and by 71.58% in area over Bund et al. Our ...

Abstract—Metastability in digital circuits is a spurious mode of operation induced by violation of setup/hold times of stateful components.

It is proved that the PPC framework can, despite potential metastability, be decomposed such that the core operation is associative and the first PPC ...

In this work, we present an improved solution with near-optimal Θ(B log B) gates and asymptotically optimal Θ(log B) depth. On the practical side, our sorting.

Fingerprint. Dive into the research topics of 'Optimal metastability-containing sorting networks'. Together they form a unique fingerprint.