Sep 1, 1989 · This paper presents design details for a bit-level systolic cell that has been recently introduced for imple menting digital signal ...
Abstract. This paper presents design details for a bit-level systolic cell that has been recently introduced for imple- menting digital signal processing ...
An efficient bit-level systolic cell design for finite ring digital signal processing applications · G. Jullien, P. Bird, +2 authors. W. Miller · Published in J.
Carr, M. Taheri, William C. Miller: An efficient bit-level systolic cell design for finite ring digital signal processing applications. 189-207. Electronic ...
This paper concentrates on the efficient construction of the basic cell, using a 3µ p-well CMOS technology. The design uses a 5-bit, 32-word dynamic ROM as the ...
This paper has investigated the testing of systolic arrays built from a finite ring cell that has been proposed recently for digital signal processing ...
A novel bit-level systolic array architecture for implementing IIR (infinite-impulse response) filter sections is presented. A first-order section achieves ...
An efficient bit-level systolic cell design for finite ring digital signal processing applications. KungH.T. et al. Systolic arrays (for VLSI). McCannyJ.V. et ...
A modular architecture for very fast digital signal processing (DSP) elements are presented. The computation is performed over finite rings (or fields) and ...
Missing: efficient | Show results with:efficient
An efficient bit-level systolic cell design for finite ring digital signal processing applications. 1989, Journal of VLSI Signal Processing. Highspeed Signal ...