A Multi-level ISA Processor for Accelerating Data Parallel Applications · Author Picture Mostafa I. Soliman,; Author Picture Stanislav Sedukhin. Pages 1492–1498.
The main goal of this dissertation is to extend the compute capability of memory arrays and make them applicable to a wide range of data-parallel applications.
On multiple execution units, this paper proposes new processor architecture for accelerating data-parallel applications by the combination of VLIW and vector.
We proposed the Trident processor, which uses multi-level ISA to express data parallelism to hardware. Trident is scalable because its architecture is regular, ...
https://dblp.org/rec/conf/pdpta/SolimanS02 · Mostafa I. Soliman, Stanislav Sedukhin: A Multi-level ISA Processor for Accelerating Data Parallel Applications.
This paper proposes new processor architecture for accelerating data-parallel applications based on the combination of VLIW and vector processing paradigms.
Missing: level | Show results with:level
Multi-level ISA can be used to explicitly communicate data parallelism ... Examples of using matrix processing for accelerating data-parallel applications ...
Oct 22, 2024 · At this integration level, we propose using a multi-level ISA to express fine-grain data parallelism to hardware instead of using a huge ...
2014. TLDR. A simple processor architecture for accelerating data-parallel applications, which can execute multi-scalar, vector, and matrix instructions on ...
Instead of using accelerators, the proposed processors rely on the use of multi-level ISA to express DLP found in applications to common hardware. Moreover ...