This work has applied a type of asynchronous design method, namely self-synchronous design, to the BNN model and achieved higher throughput than some of the ...
A Design of BNN Accelerator using Gate-level Pipelined Self ...
www.researchgate.net › ... › Pipeline
The results show that element activity is around 0.1 to 0.5% at any particular time point. For the example circuits (3400 gates, 5000 gates, and 150,000 ...
A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit. DOI · Amartuvshin Bayasgalan · Makoto Ikeda. 収録刊行物.
A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit · Conference Paper. September 2023. ·. 7 Reads. Amartuvshin Bayasgalan. ·.
A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit. ... Gate Device and Dual-Gate Bidirectional Switch using TCAD Simulation.
The designed BNN accelerator is able to fully compute all types of BNN layers thanks to its reconfigurability, and it can achieve a higher area–speed ...
A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit. Authors. Amartuvshin Bayasgalan · Makoto Ikeda. Source Information. September ...
A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit (conference). Bayasgalan, Amartuvshin | Ikeda, Makoto. 2023 International ...
TL;DR: In this paper , a reconfigurable BNN accelerator is proposed to improve the computing speed through channel amplitude and an adaptive spatial ...