Implement a hardware module in SystemVerilog that models a floating-point unit (FPU), and test it with a verification environment.
-
Notifications
You must be signed in to change notification settings - Fork 0
choukusepurva/Floating_Point_Unit_Hardware_Implementation_Using_SystemVerilog
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Implemention of a hardware module in SystemVerilog that models a floating-point unit (FPU), and tested it with a verification environment.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published