A model hierarchy for virtual memory system investigation
Abstract
References
Index Terms
- A model hierarchy for virtual memory system investigation
Recommendations
Designing a Modern Memory Hierarchy with Hardware Prefetching
In this paper, we address the severe performance gap caused by high processor clock rates and slow DRAM accesses. We show that, even with an aggressive, next-generation memory system using four Direct Rambus channels and an integrated one-megabyte level-...
Organization and performance of a two-level virtual-real cache hierarchy
Special Issue: Proceedings of the 16th annual international symposium on Computer ArchitectureWe propose and analyze a two-level cache organization that provides high memory bandwidth. The first-level cache is accessed directly by virtual addresses. It is small, fast, and, without the burden of address translation, can easily be optimized to ...
Comments
Information & Contributors
Information
Published In
Sponsors
- ACM: Association for Computing Machinery
- AIIE: AIIE
- ORSA: Operations Research Society of America
- SCS: Society for Computer Simulation
- TIMS
- SIGSIM: ACM Special Interest Group on Simulation and Modeling
- IEEE: Institute of Electrical and Electronics Engineers
- SHARE: SHARE
Publisher
Winter Simulation Conference
Publication History
Check for updates
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 170Total Downloads
- Downloads (Last 12 months)40
- Downloads (Last 6 weeks)8
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in