Article

Ultra-low power DLMS adaptive filter for hearing aid applications

Authors:

Hyung-il Kim,

Kaushik RoyAuthors Info & Claims

ISLPED '01: Proceedings of the 2001 international symposium on Low power electronics and design

Pages 352 - 357

https://doi.org/10.1145/383082.383182

Published: 06 August 2001 Publication History

Get Access

References

[1]

J. M. Kates, "Feedback Cancellation in Hearing Aids: Results from a Computer Simulation", IEEE Trans. on Signal Processing, vol. 39, no. 3, March 1991

Digital Library

Google Scholar

[2]

J. A. Maxwell and P. M. Zurek, "Reducing Acoustic Feedback in Hearing Aids", IEEE Trans. on Speech and Audio Processing, col. 3, no. 4, July 1993

Google Scholar

[3]

H. Soeleman, K. Roy and B. Paul, "Robust Ultra-Low Power Sub-threshold DTMOS Logic", International Symposium on Low Power Electronics and Design, pp. 25-30, 2000

Digital Library

Google Scholar

[4]

H. Soeleman and K. Roy, "Ultra-Low Power Digital Sub-threshold Logic Circuits", International Symposium on Low Power Electronics and Design, pp. 94-96, 1999

Digital Library

Google Scholar

[5]

J. Rabaey, Digital Integrated Circuits, Prentice Hall, 1996

Digital Library

Google Scholar

[6]

S. Haykin, Adaptive Filter Theory, Prentice Hall, 3 rd Edition, 1996

Digital Library

Google Scholar

[7]

B. Widrow and S. D. Starns, Adaptive Signal Processing, Prentice Hall, 1 st, 1998

Digital Library

Google Scholar

[8]

A. Harada, K. Nishikawa and H. Kiya, "Pipeline Architecture of the LMS Adaptive Digital Filter with the Minimum Output Latency", IEICE Trans. Fundamentals, vol. E81-A, no. 8, August 1998

Google Scholar

[9]

M. D. Meyer and D. P. Agrawal, "A High Sampling Rate Delayed LMS Filter Architecture", IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 40, no. 11, Nov. 1993

Google Scholar

[10]

H. Soeleman, Ultra-Low Power Digital Sub-threshold Logic Design, Ph.D thesis, Dept. of ECE, Purdue University, W. Lafayette, IN, 2000

Google Scholar

Cited By

View all

Ren G(2012)Comparison of Digital Logic Circuits in Sub-ThresholdInformation Engineering and Applications10.1007/978-1-4471-2386-6_120(924-929)Online publication date: 2012
https://doi.org/10.1007/978-1-4471-2386-6_120
Jamal ONaeemi A(2011)Ultralow-Power Single-Wall Carbon Nanotube Interconnects for Subthreshold CircuitsIEEE Transactions on Nanotechnology10.1109/TNANO.2010.209542810:1(99-101)Online publication date: Jan-2011
https://doi.org/10.1109/TNANO.2010.2095428
Gupta SRaychowdhury ARoy K(2010)Digital Computation in Subthreshold Region for Ultralow-Power Operation: A Device–Circuit–Architecture Codesign PerspectiveProceedings of the IEEE10.1109/JPROC.2009.203506098:2(160-190)Online publication date: Feb-2010
https://doi.org/10.1109/JPROC.2009.2035060
Show More Cited By

Index Terms

Ultra-low power DLMS adaptive filter for hearing aid applications
1. Hardware

Recommendations

Ultra-low-power DLMS adaptive filter for hearing aid applications

We present an ultra-low-power, delayed least mean square (DLMS) adaptive filter operating in the subthreshold region for hearing aid applications. Subthreshold operation was accomplished by using a parallel architecture with pseudo nMOS logic style. The ...
Device optimization for ultra-low power digital sub-threshold operation
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and design

Digital circuits operated in the sub-threshold region (supply voltage less than the transistor threshold voltage) can have orders of magnitude power advantage over standard CMOS circuits for applications requiring ultra-low power and medium frequency of ...
Minimum energy solution for ultra-low power applications

This paper examines device sizing of CMOS inverter circuit at 22-nm technology node using predictive technology model in deep subthreshold region. Channel length (L) of the device is resolved to obtain optimized threshold voltage @ supply voltage of 150 ...

Comments

Information & Contributors

Information

Published In

ISLPED '01: Proceedings of the 2001 international symposium on Low power electronics and design

August 2001

393 pages

ISBN:1581133715

DOI:10.1145/383082

Chairmen:
Enrico Macii
Politecnico di Torino, Turin, Italy
,
Vivek De
Intel Corporation, Hillsboro, OR
,
Mary Jane Irwin
Penn State Univ., University Park

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 August 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ISLPED01

Sponsor:

SIGDA

ISLPED01: International Symposium on Low Power Electronics and Design

California, Huntington Beach, USA

Acceptance Rates

ISLPED '01 Paper Acceptance Rate 73 of 194 submissions, 38%;

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
484
Total Downloads

Downloads (Last 12 months)21
Downloads (Last 6 weeks)1

Reflects downloads up to 31 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ren G(2012)Comparison of Digital Logic Circuits in Sub-ThresholdInformation Engineering and Applications10.1007/978-1-4471-2386-6_120(924-929)Online publication date: 2012
https://doi.org/10.1007/978-1-4471-2386-6_120
Jamal ONaeemi A(2011)Ultralow-Power Single-Wall Carbon Nanotube Interconnects for Subthreshold CircuitsIEEE Transactions on Nanotechnology10.1109/TNANO.2010.209542810:1(99-101)Online publication date: Jan-2011
https://doi.org/10.1109/TNANO.2010.2095428
Gupta SRaychowdhury ARoy K(2010)Digital Computation in Subthreshold Region for Ultralow-Power Operation: A Device–Circuit–Architecture Codesign PerspectiveProceedings of the IEEE10.1109/JPROC.2009.203506098:2(160-190)Online publication date: Feb-2010
https://doi.org/10.1109/JPROC.2009.2035060
Mishra BAl-Hashimi B(2009)Subthreshold FIR Filter Architecture for Ultra Low Power ApplicationsIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-540-95948-9_1(1-10)Online publication date: 2009
https://doi.org/10.1007/978-3-540-95948-9_1
Hanson SZhai BBlaauw DSylvester DBryant AWang XNebel WStan MRaghunathan AHenkel JMarculescu D(2006)Energy optimality and variability in subthreshold designProceedings of the 2006 international symposium on Low power electronics and design10.1145/1165573.1165660(363-365)Online publication date: 4-Oct-2006
https://dl.acm.org/doi/10.1145/1165573.1165660
Calhoun BSchurgers CWang AChandrakasan A(2006)Low Power Electronics and System ArchitectureAmIware Hardware Technology Drivers of Ambient Intelligence10.1007/1-4020-4198-5_10(181-202)Online publication date: 2006
https://doi.org/10.1007/1-4020-4198-5_10
Calhoun BWang AChandrakasan A(2005)Modeling and sizing for minimum energy operation in subthreshold circuitsIEEE Journal of Solid-State Circuits10.1109/JSSC.2005.85216240:9(1778-1786)Online publication date: Sep-2005
https://doi.org/10.1109/JSSC.2005.852162
Choi YKrause JCapitan K(2005)The Applications of Human Factors Associated with Hearing ImpairmentsProceedings of the Proceedings of the 38th Annual Hawaii International Conference on System Sciences - Volume 0710.1109/HICSS.2005.584Online publication date: 3-Jan-2005
https://dl.acm.org/doi/10.1109/HICSS.2005.584
Calhoun BChandrakasan AJoshi RChoi KTiwari VRoy K(2004)Characterizing and modeling minimum energy operation for subthreshold circuitsProceedings of the 2004 international symposium on Low power electronics and design10.1145/1013235.1013265(90-95)Online publication date: 9-Aug-2004
https://dl.acm.org/doi/10.1145/1013235.1013265
Kim JRoy K(2004)Double Gate-MOSFET Subthreshold Circuit for Ultralow Power ApplicationsIEEE Transactions on Electron Devices10.1109/TED.2004.83396551:9(1468-1474)Online publication date: Sep-2004
https://doi.org/10.1109/TED.2004.833965
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

References

Cited By

Index Terms

Recommendations