Article

A generic wrapper architecture for multi-processor SoC cosimulation and design

Authors:

Gabriela Nicolescu,

Damien Lyonnard,

Ahmed A. JerrayaAuthors Info & Claims

CODES '01: Proceedings of the ninth international symposium on Hardware/software codesign

Pages 195 - 200

https://doi.org/10.1145/371636.371722

Published: 25 April 2001 Publication History

Abstract

In communication refinement with multiple communication protocols and abstraction levels, the system specification is described by heterogeneous components in terms of communication protocols and abstraction levels. To adapt each heterogeneous component to the other part of system, we present a generic wrapper architecture that can adapt different protocols or different abstraction levels, or both. In this paper, we give a detailed explanation of applying the generic wrapper architecture to mixed-level cosimulation. As preliminary experiments, we applied it to mixed-level cosimulation of an IS-95 CDMA cellular phone system.

References

[1]

K. Lahiri, A. Rashunathan, G. Lakshnmmmyana, andS. Dey, "Communication Architectures Toners: A Methodology for the Design of length-Performance Communication architectures for System-on-Chips", Proc. Design Automation Co., pp. 513-518, June 2000.]]

Digital Library

[2]

K. Lahiti, A. Raghunathan, and S. Dey, "Efficient Exploration Of the Sec Communication Architecture Design space", Proc Intl Conf. on Computer Aided Desisn, pp. 424-430, Nov. 2000.]]

Digital Library

[3]

M. Drinic D. Khovski, S. Meguerdichian, and M. Potkonjak, "Latency-Guided On-Chip Bus Network Design", Proc. Int'l Conf. on Computer Aided Design, pp. 420-423, Nov. 2000.]]

Digital Library

[4]

S. Vercauteren, B. Lin, md H. De Man, "Constructing Application-Specific Heterogeneous Embedded Architecture from Custom HW/SW Applications", Proc. Design Automation Conf., June 1996.]]

Digital Library

[5]

J.A. Rowsen and A. Sanginvanni-Vincentelli, "Interface-Based Design", Proc Design Automotion Conf., pp. 178 - 183, 1997.]]

Digital Library

[6]

C. K. Lennard P. Schatmmot, G. de Jong, A. Haverinen, andP. Hardee, "Standards for System-Level Design: Practical reality or solution in search of a Question, Proc. Design Automation and Test in Europe, pp. 576--585, Mar. 2000.]]

Digital Library

[7]

D.D. Gajski, J. Zinz, R. Dmer, A., and S. Zao, Specification Language and Methodolosy, Kluwor Academic Publishers, 2000.]]

[8]

Syneps, Inc., "SystemC, Vendon 2.0", available at http:I/www.systemc.org/.]]

[9]

Coware, Inc., "N2C", available at http/www.rare.mm/mwmeN2C.hanL]]

[10]

J. A. Rawson, "Hardware/Software Co-Simulation, Proc. Design Automation Conf., pp. 439-440, 1994.]]

Digital Library

[11]

L. Semeria and A. Ghosh, "Methodology for Software Coverification In CIC ++ ", Proc. Asia South Pacific Design Automation Conference, Jan. 2000.]]

Digital Library

[12]

J-Y.Brunel, H.J.H.N.Kenter, E Petrot and L. Pasquier, "COSY Communications IP's", Proc. Design Automation Conf., pp. 406.409, June 2000.]]

Digital Library

[13]

P. Gerin, S. Yoo G. Nicoleseu end A. A. Jerraya, Scalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multi-Processor Target Architecture", Proc. Asia South Pacific Desisn Automation Coherence, 2001.]]

Digital Library

[14]

G. Nicolcscu, S. Yoo, and A. A. Jenaya, "Mixed-Level Cosimulation for Fine Gradual Refinement of Communication in SoC Design", Proc. Desin Automation and Test in Europe, 2001,]]

Digital Library

[15]

R. Lysecky, F, Vahid, and T. Givargis "Techniques for Reducing Read Latency of Core Bus Wrappers," Proc. Design Automation and Test in Europe, pp. 84 - 91. Mar 2000.]]

Digital Library

[16]

Stoics, Inc., "Silicon Backplane uNetwork", available at http://www.smicainc,pages/Networks.html.]]

[17]

D. Lyonnard, S. Yoo, A. Baghdadi, and A. A. Jerraya, "Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocesser Systemon-Chip", to appear in Proc. Design Automation Conf., June 2001.]]

Digital Library

[18]

K. Hines and G. Borriello, "Optimizing Conmmnication in Embedded System Co-simulation, Proc. Int'l Workshop on Hardwae-Software Codesign, pp. 121-125, Mar. 1997.]]

Digital Library

[19]

K. Hines aad G. Borriello, "Dynamic Communication Models Embbeded System Co-simulation", Proc. Design Automation Conf., pp. 395-400, June 1997.]]

Digital Library

[20]

K. Hines and G. Borriello, "A Geographically Distributed Frame work for Embedded System Design and Validation", Proc. Design Automation Conf., pp. 140-145, June 1998.]]

Digital Library

[21]

W.O.Cesario,L. Gauthier, D.Lyonnard G. Nicolescu, andA. A. Jerraya, "An based Meta-mudel for the Design of Multiprocessor Embedded Systems", VHDL international User's Forum (VIUF) Fall Workshop, Oct. 2000.]]

Digital Library

[22]

TIA/EIA-95A, "Mobile Station-Base Stafim Compatibility Standard for Dual- Mode Wideband Spread Spectrum Cellular Systems", 1995.]]

[23]

S. Yoo, J. Lee J. Jung, K. Rha, Y. Cho, and K. Choi, "Fast Prototyping of an IS-95 CDMA Cellular Phone: a Case Study", Pmc. the 6th Conference of Asia Pacific Chip Design Languases, pp. 61-66, Oct, 1999.]]

[24]

ARMLtd., "ARM7 Data Sheet", available at http://www.arm.com Documeutation/UserMans/PDFIARMT.p.]]

[25]

A. Bahdadi: D. Lymmard, N-E. Zergninoh, and A. A. Jerraya, "An Efficient Archiecture Model fer Systematic Deign Of Aplication-Specific Multiprocessor SoC", Pro Design Automation and Test in Europe, Mar. 2001.]]

Digital Library

[26]

F. Belina. D. Hosrefe, and A. Sarma, SDL with APPLICATIONS from PRO- TOCOL SPECIFICATION, Carl Hanser Verlag and Prentice Hall International (UK) Ltd., 1991.]]

Digital Library

Cited By

Nambinina ROnwuchekwa DNahar SSheladiya DObermaisser R(2022)Extension of the LISNoC (Network -on-chip) with an AXI-based Network Interface2022 6th International Conference on Computing Methodologies and Communication (ICCMC)10.1109/ICCMC53470.2022.9753813(682-686)Online publication date: 29-Mar-2022
https://doi.org/10.1109/ICCMC53470.2022.9753813
Sinha R(2015)Conversing at Many LayersProceedings of the 2015 20th International Conference on Engineering of Complex Computer Systems (ICECCS)10.1109/ICECCS.2015.25(170-173)Online publication date: 9-Dec-2015
https://dl.acm.org/doi/10.1109/ICECCS.2015.25
Miyoshi SSasaki TFukazawa YKondo T(2015)An Architectural Framework of Snoopy Interconnection for Heterogeneous Cache SystemsProceedings of the 2015 Third International Symposium on Computing and Networking (CANDAR)10.1109/CANDAR.2015.44(561-565)Online publication date: 8-Dec-2015
https://dl.acm.org/doi/10.1109/CANDAR.2015.44
Show More Cited By

Index Terms

A generic wrapper architecture for multi-processor SoC cosimulation and design
1. Hardware
  1. Emerging technologies
  2. Very large scale integration design
2. Software and its engineering
  1. Software creation and management
    1. Designing software
  2. Software organization and properties
    1. Contextual software domains
      1. Operating systems

Recommendations

Unifying memory and processor wrapper architecture in multiprocessor SoC design
ISSS '02: Proceedings of the 15th international symposium on System Synthesis

In this paper, we present a new methodology for application specific multiprocessor system-on-chip design. This approach facilitates the integration of existing components with the concept of wrapper. Wrappers allow automatic adaptation of physical ...
Arbiter synthesis approach for SoC multi-processor systems

The increasing complexity of Multi-Processor System on Chip (MPSoC) is requiring communication infrastructures that will efficiently accommodate the communication needs of the integrated computation resources. Exploring the arbitration space is crucial ...
Synthesis for SoC architecture using VCores
ASP-DAC '03: Proceedings of the 2003 Asia and South Pacific Design Automation Conference

In this paper, we propose a novel architecture synthesis method for SoC using VCores. VCores are reusable and configurable high-level descriptions. An initial SoC architecture, which consists of a CPU, buses, and peripherals, is generated based on an ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES '01: Proceedings of the ninth international symposium on Hardware/software codesign

April 2001

271 pages

ISBN:1581133642

DOI:10.1145/371636

Chairmen:
Jan Madsen
Technical Univ. of Denmark, Lyngby
,
Joerg Henkel
C&C Research Labs, Princeton, NJ
,
Xiaobo (Sharon) Hu
Univ. of Notre Dame, Notre Dame, IN

Copyright © 2001 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IFIP WG 10.5: IFIP WG 10.5
IEEE-ComSoc: Communications Society
SIGDA: ACM Special Interest Group on Design Automation
SIGSOFT: ACM Special Interest Group on Software Engineering

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 April 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

CODES01

Sponsor:

IFIP WG 10.5
IEEE-ComSoc
SIGDA
SIGSOFT

CODES01: 9th International Symposium on Hardware/Software Codesign

Copenhagen, Denmark

Acceptance Rates

CODES '01 Paper Acceptance Rate 43 of 83 submissions, 52%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

36
Total Citations
View Citations
552
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)0

Reflects downloads up to 29 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Nambinina ROnwuchekwa DNahar SSheladiya DObermaisser R(2022)Extension of the LISNoC (Network -on-chip) with an AXI-based Network Interface2022 6th International Conference on Computing Methodologies and Communication (ICCMC)10.1109/ICCMC53470.2022.9753813(682-686)Online publication date: 29-Mar-2022
https://doi.org/10.1109/ICCMC53470.2022.9753813
Sinha R(2015)Conversing at Many LayersProceedings of the 2015 20th International Conference on Engineering of Complex Computer Systems (ICECCS)10.1109/ICECCS.2015.25(170-173)Online publication date: 9-Dec-2015
https://dl.acm.org/doi/10.1109/ICECCS.2015.25
Miyoshi SSasaki TFukazawa YKondo T(2015)An Architectural Framework of Snoopy Interconnection for Heterogeneous Cache SystemsProceedings of the 2015 Third International Symposium on Computing and Networking (CANDAR)10.1109/CANDAR.2015.44(561-565)Online publication date: 8-Dec-2015
https://dl.acm.org/doi/10.1109/CANDAR.2015.44
Chouchene WAttia BZitouni AAbid NTourki R(2011)A low power network interface for network on chipEighth International Multi-Conference on Systems, Signals & Devices10.1109/SSD.2011.5767464(1-6)Online publication date: Mar-2011
https://doi.org/10.1109/SSD.2011.5767464
Attia BChouchene WZitouni ATourki R(2011)Network interface sharing for SoCs based NoC2011 International Conference on Communications, Computing and Control Applications (CCCA)10.1109/CCCA.2011.6031404(1-6)Online publication date: Mar-2011
https://doi.org/10.1109/CCCA.2011.6031404
Attia BChouchene WZitouni ANourdin ATourki R(2010)Design and implementation of low latency network interface for network on chip2010 5th International Design and Test Workshop10.1109/IDT.2010.5724404(37-42)Online publication date: Dec-2010
https://doi.org/10.1109/IDT.2010.5724404
abdelkrim zitouni Btourki r(2010)Design and implementation of network interface compatible OCP For packet based NOC5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era10.1109/DTIS.2010.5487541(1-8)Online publication date: Mar-2010
https://doi.org/10.1109/DTIS.2010.5487541
Shrivastavastava ATomar GKalra K(2010)Efficient Design and Performance Analysis for AMBA Bus Architecture Based System-on-ChipProceedings of the 2010 International Conference on Computational Intelligence and Communication Networks10.1109/CICN.2010.129(656-660)Online publication date: 26-Nov-2010
https://dl.acm.org/doi/10.1109/CICN.2010.129
Cesário WWagner FJerraya A(2009)Hardware/Software Interfaces Design for SoCThe Industrial Information Technology Handbook10.1201/9781420036336.ch94(1485-1503)Online publication date: 13-Dec-2009
https://doi.org/10.1201/9781420036336.ch94
Agosta GBruschi FSciuto D(2008)Static Analysis of Transaction-Level Communication ModelsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2008.92579127:8(1412-1424)Online publication date: Aug-2008
https://doi.org/10.1109/TCAD.2008.925791
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten