SEDONUT: A Single Event Double Node Upset Tolerant SRAM for Terrestrial Applications
Article No.: 52, Pages 1 - 13
Abstract
Radiation and its effect on neighboring nodes are critical not only for space applications but also for terrestrial applications at modern lower-technology nodes. This may cause static random-access memory (SRAM) failures due to single- and multi-node upset. Hence, this article proposes a 14T radiation-hardened-based SRAM cell to overcome soft errors for space and critical terrestrial applications. Simulation results show that the proposed cell can be resilient to any single event upset and single event double node upset at its storage nodes. This cell uses less power than others. The hold, read, and write stability increases compared with most considered cells. The higher critical charge of the proposed SRAM increases radiation resistance. Simulation results demonstrate that out of all compared SRAMs, only DNUSRM and the proposed SRAM show 0% probability of logical flipping. Also, other parameters such as total critical charge, write stability, read stability, hold stability, area, power, sensitive area, write speed, and read speed of the proposed SRAM are improved by –19.1%, 5.22%, 25.7%, –5.46%, 22.5%, 50.6%, 60.0%, 17.91%, and 0.74% compared with DNUSRM SRAM. Hence, the better balance among the parameters makes the proposed cell more suitable for space and critical terrestrial applications. Finally, the post-layout and Monte Carlo simulation validate the efficiency of SRAMs.
References
[1]
Govind Prasad, Bipin Chandra Mandi, Maifuz Ali. 2021. Soft-error-aware SRAM for terrestrial applications. IEEE Trans. Device Mater. Rel. 21, 4 (2021), 658–660.
[2]
Teodor Calin, Michael Nicolaidis, and Raoul Velazco. 1996, Upset hardened memory design for submicron CMOS technology. IEEE Trans. Nucl. Sci. 43, 6 (1996), 2874–2878.
[3]
Shah M. Jahinuzzaman, David J. Rennie, and Manoj Sachdev. 2009. A soft error tolerant 10T SRAM bit-cell with differential read capability. IEEE Trans. Nucl. Sci. 56, 6 (2009), 3768–3773.
[4]
Jin Sang Kim and Ik Joon Chan. 2017. We-Quatro: Radiation-hardened SRAM cell with parametric process variation tolerance. IEEE Trans. Nucl. Sci. 64, 9 (2017), 2489–2496.
[5]
Jing Guo, Lei Zhu, Wenyi Liu, Hai Huang, Shanshan Liu, Tianqi Wang, Liyi Xiao, and Zhigang Mao. 2017. Novel radiation-hardened-by-design (RHBD) 12T memory cell for aerospace applications in nanoscale CMOS technology. IEEE Trans. Very Large Scale Integr. Syst. 25, 5 (2017), 1593–1600.
[6]
Jianwei Jiang, Yiran Xu, Wenyi Zhu, Jun Xiao, and Shichang Zou. 2019. Quadruple cross-coupled latch based 10T and 12T SRAM bit cell designs for highly reliable terrestrial applications. IEEE Trans. Cir. and Syst.–I 66, 3 (2019), 967–977.
[7]
Sheng Lin, Yong-Bin Kim, and Fabrizio Lombardi. 2012. Analysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset. IEEE Trans. Device and Mater. Rel. 12, 1 (2012), 68–77.
[8]
Govind Prasad, Bipin Chandra Mandi, and Maifuz Ali. 2020. Power optimized SRAM cell with high radiation hardened for aerospace applications. Microelectronics Journal. 103 (2020), 104843.
[9]
Chunyu Peng, Jiati Huang, Changyong Liu, Qiang Zhao, Songsong Xiao, Xiulong Wu, Zhiting Lin, Junning Chen, and Xuan Zeng. 2019. Radiation-hardened 14T SRAM bitcell with speed and power optimized for space application. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27, 2 (2019), 407–415.
[10]
Soumitra Pal, Dodla Divya Sri, Wing-Hung Ki, and Aminul Islam. 2021. Soft-error resilient read decoupled SRAM with multi-node upset recovery for space applications. IEEE Trans. Electron Devices. 68, 5 (2021), 2246–2254.
[11]
G. C. Messenger. 1982. Collection of charge on junction nodes from ion tracks. IEEE Trans. Nucl. Sci., NS-29, 6 (1982), 2024–2031.
[12]
Aibin Yan, Zhen Wu, Jing Guo, Jie Song, and Xiaoqing Wen. 2019. Novel double-node-upset-tolerant memory cell designs through radiation-hardening-by-design and layout. IEEE Trans. Rel. 68, 1 (2019), 354–363.
[13]
Aibin Yan, Yafei Ling, Jie Cui, Zhili Chen, Zhengfeng Huang, Jie Song, Patrick Girard, and Xiaoqing Wen. 2020. Quadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs. IEEE Trans. Circ. and Sys. I. 67, 3 (2020), 879–890.
[14]
Oluwole A. Amusan, Arthur F. Witulski, Lloyd W. Massengill, Bharat L. Bhuva, Patrick R. Fleming, Michael L. Alles, Andrew L. Sternberg, Jeffrey D. Black, and Ronald D. Schrimpf. 2006. Charge collection and charge sharing in a 130 nm CMOS technology. IEEE Trans. Nucl. Sci. 53, 6 (2006), 3253–3258.
[15]
Shah M. Jahinuzzaman, Mohammad Sharifkhani, and Manoj Sachdev. 2009. An analytical model for soft error critical charge of nano-metric SRAMs. IEEE Trans. Very Large Scale Integr. Syst. 17, 9 (2009), 1187–1195.
[16]
Leland Chang, David M. Fried, Jack Hergenrother, Jeffrey W. Sleight, Robert H. Dennard, Robert K. Montoye, Lidija Sekaric et al. 2005. Stable SRAM cell design for the 32 nm node and beyond. In IEEE Digest of Technical Papers Symposium on VLSI Technology, Kyoto, Japan. July 2005, 128–129.
[17]
Abdolah Amirany, Kian Jafari, and Mohammad Hossein Moaiyeri. 2021. High-performance radiation-hardened spintronic retention latch and flip-flop for highly reliable processors. In IEEE Transactions on Device and Materials Reliability. 21, 2 (2021), 215–223.
[18]
Zhongyang Liu, Yuqiao Xie, Tao Xu, Qing Liu, Dawei Bi, Zhiyuan Hu, Shichang Zou, and Zhengxuan Zhang. 2023. A highly stable and low-cost 12T radiation hardened SRAM cell design for aerospace application. International Journal of Circuit Theory and Applications. 51, 8 (2023), 3938–3948.
[19]
Vahid Bakhtiary, Abdolah Amirany, Mohammad Hossein Moaiyeri, and Kian Jafari. 2023. An SEU-hardened ternary SRAM design based on efficient ternary c-elements using CNTFET technology. Microelectronics Reliability. 140, (2023) 114881.
[20]
Soumitra Pal, Gajendranath Chowdary, Wing-Hung Ki, and Chi-Ying Tsui. 2022. Energy-efficient dual-node-upset-recoverable 12T SRAM for low-power aerospace applications. IEEE Access 11 (2022), 20184–20195.
[21]
Ch Naga Raghuram, Bharat Gupta, and Gaurav Kaushal. 2021. Single-event multiple effect tolerant RHBD14T SRAM cell design for space applications. IEEE Trans. Device and Mater. Reli. 21, 1 (Jan. 2021), 48-56.
[22]
Soumitra Pal, Sayonee Mohapatra, Wing-Hung Ki, and Aminul Islam. 2021. Design of soft-error-aware SRAM with multi-node upset recovery for aerospace applications. IEEE Trans. on Circ. and Syst. I. 68, 6 (2021), 2470–2480.
[23]
Qiang Zhao, Hanwen Dong, Chunyu Peng, Wenjuan Lu, Zhiting Lin, Junning Chen, and Xiulong Wu. 2023. Write-enhanced and radiation-hardened SRAM for multi-node upset tolerance in space-radiation environments. International Journal of Circuit Theory and Applications. 51, 1 (2023), 398-409.
[24]
Na Bai, Yueliang Zhou, Yaohua Xu, Yi Wang, and Zihan Chen. 2023. Highly stable soft-error immune SRAM with multi-node upset recovery for aerospace applications. Integration. 92, (2023), 58–65.
[25]
Aibin Yan, Jing Xiang, Aoran Cao, Zhihui He, Jie Cui, and Tianming Ni. 2022. Quadruple and sextuple cross-coupled SRAM cell designs with optimized overhead for reliable application. IEEE Transactions on Device and Materials Reliability. 22, 2 (2022), 282–295.
[26]
Shuo Cai, Yan Wen, Caicai Xie, Weizheng Wang, and Fei Yu. 2023. Low-power and high-speed SRAM cells for double-node-upset recovery. Integration. 91. (2023), 1–9.
[27]
Zhengfeng Huang, Lanxi Duan, Yan Zhang, Tianming Ni, and Aibin Yan. 2023. A soft-error-immune quadruple-node-upset tolerant latch. IEEE Transactions on Aerospace and Electronic Systems. 59, 3 (2023.)
Index Terms
- SEDONUT: A Single Event Double Node Upset Tolerant SRAM for Terrestrial Applications
Recommendations
Analytical soft error models accounting for die-to-die and within-die variations in sub-threshold SRAM cells
Sub-threshold SRAM cells are attractive because of their low leakage power and low access energy. However, the susceptibility of sub-threshold SRAM cells to soft errors is high due to their low supply voltage, high density, and shrinking geometry. ...
Low-leakage soft error tolerant dual-port SRAM cells for cache memory applications
As transistor dimensions are reduced due to technological advances, the area constraint is becoming less restrictive, but soft error rate, leakage current, and process variation are drastically increased. Therefore, in nano-scaled CMOS technology, soft ...
Multiple-bit-upset and single-bit-upset resilient 8T SRAM bitcell layout with divided wordline structure
IOLTS '11: Proceedings of the 2011 IEEE 17th International On-Line Testing SymposiumThis paper presents a new 8T (8-transistor) SRAM cell layout mitigating multiple-bit upset (MBU) in a divided wordline structure. Because bitlines along unselected columns are not activated, the divided wordline structure eliminates a half-select ...
Comments
Information & Contributors
Information
Published In
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Publisher
Association for Computing Machinery
New York, NY, United States
Journal Family
Publication History
Published: 03 May 2024
Online AM: 06 April 2024
Accepted: 16 February 2024
Revised: 09 August 2023
Received: 09 April 2023
Published in TODAES Volume 29, Issue 3
Check for updates
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 163Total Downloads
- Downloads (Last 12 months)163
- Downloads (Last 6 weeks)22
Reflects downloads up to 31 Dec 2024
Other Metrics
Citations
Cited By
View allView Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in