article

Cycles to recycle: garbage collection to the IA-64

Authors:

Richard L. Hudson,

J. Elliot Moss,

Sreenivas Subramoney,

Weldon WashburnAuthors Info & Claims

ACM SIGPLAN Notices, Volume 36, Issue 1

Pages 101 - 110

https://doi.org/10.1145/362426.362470

Published: 16 October 2000 Publication History

Get Access

Abstract

The IA-64, Intel's 64-bit instruction set architecture, exhibits a number of interesting architectural features. Here we consider those features as they relate to supporting garbage collection (GC). We aim to assist GC and compiler implementors by describing how one may exploit features of the IA-64. Along the way, we record some previously unpublished object scanning techniques, and offer novel ones for object allocation (suggesting some simple operating system support that would simplify it) and the Java “jsr problem”. We also discuss ordering of memory accesses and how the IA-64 can achieve publication safety efficiently. While our focus is not on any particular GC implementation or programming language, we draw on our experience designing and implementing GC for the Intel Java Virtual Machine for the IA-64.

Index Terms

Cycles to recycle: garbage collection to the IA-64
1. Computer systems organization
  1. Architectures
    1. Parallel architectures
      1. Very long instruction word
    2. Serial architectures
      1. Complex instruction set computing
      2. Reduced instruction set computing
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Memory management
        Garbage collection

Recommendations

Cycles to recycle: garbage collection to the IA-64
ISMM '00: Proceedings of the 2nd international symposium on Memory management

The IA-64, Intel's 64-bit instruction set architecture, exhibits a number of interesting architectural features. Here we consider those features as they relate to supporting garbage collection (GC). We aim to assist GC and compiler implementors by ...
Relative roles of instruction count and cycles per instruction in WCET estimation
ICPE '11: Proceedings of the 2nd ACM/SPEC International Conference on Performance engineering

Most of the existing WCET estimation methods directly estimate execution time, ET, in cycles. We propose to study ET as a product of two factors, ET = IC * CPI, where IC is instruction count and CPI is cycles per instruction. Considering directly the ...
An evaluation of speculative instruction execution on simultaneous multithreaded processors

Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...

Comments

Information & Contributors

Information

Published In

ACM SIGPLAN Notices Volume 36, Issue 1

Jan 2001

177 pages

ISSN:0362-1340

EISSN:1558-1160

DOI:10.1145/362426

Editors:
Cindy Norris
Appalachian State Univ., Boone, NC
,
James B. Fenwick
Appalachian State Univ., Boone, NC

Issue’s Table of Contents

ISMM '00: Proceedings of the 2nd international symposium on Memory management
October 2000
178 pages
ISBN:1581132638
DOI:10.1145/362422
Chairmen:
Craig Chambers
Univ. of Washington, Seattle
,
Antony Hosking
Purdue Univ., West Lafayette, IN

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 October 2000

Published in SIGPLAN Volume 36, Issue 1

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
556
Total Downloads

Downloads (Last 12 months)59
Downloads (Last 6 weeks)9

Reflects downloads up to 05 Jan 2025

Other Metrics

View Author Metrics

Citations

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Index Terms

Recommendations

Cycles to recycle: garbage collection to the IA-64

Relative roles of instruction count and cycles per instruction in WCET estimation

An evaluation of speculative instruction execution on simultaneous multithreaded processors