NoxyGen: A Network-On-Chip RTL Generator and Validation Tool
Pages 21 - 26
Abstract
We present NoxyGen, a Network-On-Chip(NoC) design and evaluation tool which generates NoC RTL in Verilog and functionally validates generated RTL. NoxyGen comes with parameterizable NoC router built using modular latency-insensitive pipeline stages, facilitating easy modifications. We describe the internal micro-architecture and configurable parameters of the router. Network statistics can be obtained by running synthetic traffics. Evaluation with synthetic benchmarks shows the effectiveness and correctness of the generated NoC RTL design by NoxyGen. For prototyping, we build a multicore system with Xilinx Microblaze cores connected using NoC on an FPGA and run message-passing (MPI) applications. We make NoxyGen open-source so that it can be used by the scientific community for further research on NoC and prototype their proposals to be run on FPGA.
References
[1]
Documentation amba axi and ace protocol specification version e Arm Developer. [Online; accessed 2022-05-10].
[2]
https://www.xilinx.com/products/design-tools/microblaze.html.
[3]
Alhussien, A., Wang, C., and Bagherzadeh, N. A scalable delay insensitive asynchronous noc with adaptive routing.
[4]
Benini, L., and De Micheli, G. Networks on chips: a new soc paradigm. Computer 35, 1 (2002), 70--78.
[5]
Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., and De Micheli, G. Noc synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems 16, 2 (2005), 113--129.
[6]
Carloni, L., McMillan, K., and Sangiovanni-Vincentelli, A. Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20, 9 (2001), 1059--1076.
[7]
Catania, V., Mineo, A., Monteleone, S., Palesi, M., and Patti, D. Noxim: An open, extensible and cycle-accurate network on chip simulator. In 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP) (2015), pp. 162--163.
[8]
Dally, W., and Towles, B. Principles and practices of interconnection network.
[9]
de Mello, A. V. Atlas-an environment for noc generation and evaluation.
[10]
Dridi, M., Rubini, S., Lallali, M., Florez, M. J. S., Singhoff, F., and Diguet, J.-P. Das: An efficient noc router for mixed-criticality real-time systems. In 2017 IEEE International Conference on Computer Design (ICCD) (2017), pp. 229--232.
[11]
Fatollahi-Fard, F., Donofrio, D., Michelogiannakis, G., and Shalf, J. Opensoc fabric: On-chip network generator. In 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2016), pp. 194--203.
[12]
Inc, A. Arteris flexnoc interconnect ip.
[13]
Jalabert, A., Murali, S., Benini, L., and Micheli, G. xpipescompiler: A tool for instantiating application specific networks on chip.
[14]
Jiang, N., Becker, D. U., Michelogiannakis, G., Balfour, J., Towles, B., Shaw, D. E., Kim, J., and Dally, W.J. A detailed and flexible cycle-accurate network-on-chip simulator. In 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2013), pp. 86--96.
[15]
Kwon, H., and Krishna, T. Opensmart: Single-cycle multi-hop noc generator in bsv and chisel. In 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2017), pp. 195--204.
[16]
Onizawa, N., Matsumoto, A., Funazaki, T., and Hanyu, T. High-throughput compact delay-insensitive asynchronous noc router. IEEE Transactions on Computers 63, 3 (2014), 637--649.
[17]
Pande, P. P., Grecu, C., Jones, M., Ivanov, A., and Saleh, R. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computers 54, 8 (2005), 1025--1040.
[18]
Papamichael, M. K., and Hoe, J. C. The connect network-on-chip generator. Computer 48, 12 (dec 2015), 72--79.
[19]
Tobuschat, S., Axer, P., Ernst, R., and Diemer, J. Idamc: A noc for mixed criticality systems. In 2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications (2013), pp. 149--156.
Index Terms
- NoxyGen: A Network-On-Chip RTL Generator and Validation Tool
Index terms have been assigned to the content through auto-classification.
Recommendations
PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness
The authors address the design and performance analysis of partial-multiple-bus interconnection networks. They are bus architectures that have evolved from the multiple-bus structure by dividing buses into groups and reducing bus connections. Their ...
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
Flattened Butterfly Topology for On-Chip Networks
With the trend towards increasing number of cores in a multicore processors, the on-chip network that connects the cores needs to scale efficiently. In this work, we propose the use of high-radix networks in on-chip networks and describe how the ...
Comments
Information & Contributors
Information
Published In
October 2023
61 pages
ISBN:9798400703072
DOI:10.1145/3610396
Copyright © 2023 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 28 October 2023
Check for updates
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
MICRO '23
Sponsor:
MICRO '23: 56th Annual IEEE/ACM International Symposium on Microarchitecture
October 28, 2023
ON, Toronto, Canada
Acceptance Rates
NoCArc '23 Paper Acceptance Rate 5 of 14 submissions, 36%;
Overall Acceptance Rate 46 of 122 submissions, 38%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 166Total Downloads
- Downloads (Last 12 months)103
- Downloads (Last 6 weeks)15
Reflects downloads up to 31 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in