skip to main content
10.1145/337292.337511acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

YAPI: application modeling for signal processing systems

Published: 01 June 2000 Publication History

Abstract

We present a programming interface called YAPI to model signal processing applications as process networks. The purpose of YAPI is to enable the reuse of signal processing applications and the mapping of signal processing applications onto heterogeneous systems that contain hardware and software components. To this end, YAPI separates the concerns of the application programmer, who determines the functionality of the system, and the system designer, who determines the implementation of the functionality. The proposed model of computation extends the existing model of Kahn process networks with channel selection to support non-deterministic events. We provide an efficient implementation of YAPI in the form of a C++ run-time library to execute the applications on a workstation. Subsequently, the applications are used by the system designer as input for mapping and performance analysis in the design of complex signal processing systems. We evaluate this methodology on the design of a digital video broadcast system-on-chip.

References

[1]
F. Balarin et al., Hw.-sw. co-design of embedded systems: the Polis approach, Kluwer, 1997.
[2]
B. Kienhuis et al., "An approach for quantitative analysis of application-specific dataflow architectures," in Proc. IEEE Int. Conf. on Application-Specific Syst., Arch. and Proc., 1997, 338-349.
[3]
G. Kahn, "The semantics of a simple language for parallel programming," in Information Processing, J.L. Rosenfeld, Ed. North-Holland Publishing Co., 1974.
[4]
E.A. Lee and T.M. Parks, "Dataflow process networks," Proc. IEEE, 83,773-801,1995.
[5]
E.A. Lee and D.G. Messerschmidt, "Synchronous data flow," Proc. IEEE, 75, 1235-1245,1987.
[6]
G. Bilsen et al., "Static scheduling of multi-rate cyclo-static DSP applications," in Proc. Workshop on VLSI Signal Processing, 1994, 137-146.
[7]
J.T. Buck, "Static scheduling of code generation from dynamic dataflow graphs with integer valued control signals," in Asilomar Conf. on Signals, Systems and Computers, 1994, 508-513.
[8]
Cadence Design Systems, "SPW user's manual," Foster City, CA 94404, USA.
[9]
Mentor Graphics, "DSP station user's manual," San Jose, CA 95131, USA.
[10]
M. vonder Beeck, "A comparison of statecharts variants," in Proc. Formal Techniques in Real Time and Fault Tolerant Systems, 1994,128-148.
[11]
F. Boussinot and R. de Simone, "The Esterel language," Proc. IEEE, 79, 1293-1304,1991.
[12]
J. Buck et al., "A platform for heterogeneous simulation and prototyping," in Proc. 1991 European Simulation Conf., 1991.
[13]
W. Chang, S. Ha, and E.A. Lee, "Heterogeneous simulation - mixing discrete-event models with dataflow," Journal of VLSI Processing, 15,127-144, 1997.
[14]
T. Gr6tker, R. Schoenen, and H. Meyr, "PCC: A modeling technique for mixed control/data flow systems," in European Design & Test Conf., 1997, 482-486.
[15]
A.J. Martin, "The probe: An addition to comm. primitives," Inf. Proc. Let., 20, 125-130,1985.
[16]
C.A.R. Hoare, "Communicating sequential processes," Comm. ACM, 21,666-677,1978.
[17]
A.J. Martin, "Programming in VLSI: From communicating processes to delay-insensitive circuits," in Dev. in Concurrency and Communication, C.A.R. Hoare, Ed. Addison-Wesley, 1990.
[18]
A.J. Martin, "An axiomatic def. of sync. primitives," Acta Informatica, 16, 219-235, 1981.
[19]
J.-Y. Brunel et al., "Communication refinement in video systems on chip," in Int. Workshop on Hardware~Software Codesign, 1999,142-146.
[20]
E van der Wolf et al., "An MPEG-2 decoder case study as a driver for a system level design methodology," in Int. Workshop on Hardware~Software Codesign, 1999, 33-37.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '00: Proceedings of the 37th Annual Design Automation Conference
June 2000
819 pages
ISBN:1581131879
DOI:10.1145/337292
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 2000

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. Khan process networks
  2. application modeling
  3. model of computation
  4. signal processing
  5. systems-level design

Qualifiers

  • Article

Conference

DAC00
Sponsor:
DAC00: ACM/IEEE-CAS/EDAC Design Automation Conference
June 5 - 9, 2000
California, Los Angeles, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)109
  • Downloads (Last 6 weeks)18
Reflects downloads up to 06 Nov 2024

Other Metrics

Citations

Cited By

View all

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media