Cited By
View all- Chen YLee MDai GZhou MChallapalle NWang TYu YLiu YWang YYang HNarayanan VLi X(2024)GRAPHIC: Gather and Process Harmoniously in the Cache With High Parallelism and FlexibilityIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2023.329068312:1(84-96)Online publication date: Jan-2024
- Liu RLi ZZhang XLi WShen LTang RLuo ZChen XHan YTang M(2024)Crypto-DSEDA: A Domain-Specific EDA Flow for CiM-Based Cryptographic AcceleratorsIEEE Design & Test10.1109/MDAT.2024.339598741:5(46-54)Online publication date: Oct-2024
- Tang WLee MWu JXu YYu YLiu YNi KWang YYang HNarayanan VLi X(2023)FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline ChargeIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2023.325196170:6(2398-2411)Online publication date: Jun-2023
- Show More Cited By