skip to main content
10.1145/3370748.3406557acmconferencesArticle/Chapter ViewAbstractPublication PagesislpedConference Proceedingsconference-collections
research-article

HIPE-MAGIC: a technology-aware synthesis and mapping flow for highly parallel execution of memristor-aided LoGIC

Published: 10 August 2020 Publication History

Abstract

Recent efforts for finding novel computing paradigms that meet today's design requirements have given rise to a new trend of processing-in-memory relying on non-volatile memories. In this paper, we present HIPE-MAGIC, a technology-aware synthesis and mapping flow for highly parallel execution of the memristor-based logic. Our framework is built upon two fundamental contributions: balancing techniques during the logic synthesis, mainly targeting benefits of the parallelism offered by memristive crossbar arrays (MCAs), and an efficient technology mapping framework to maximize the performance and area-efficiency of the memristor-based logic. Our experimental evaluations across several benchmark suites demonstrate the superior performance of HIPE-MAGIC in terms of throughput and energy efficiency compared to recently developed synthesis and mapping flows targeting MCAs, as well as the conventional CPU computing.

Supplementary Material

MP4 File (3370748.3406557.mp4)
This is a video presentation of "HIPE-MAGIC: A Technology-Aware Synthesis and Mapping Flow for HIghly Parallel Execution of Memristor-Aided LoGIC" paper.\r\nRecent efforts for finding novel computing paradigms that meet today?s design requirements have encouraged a new trend of processing-in-memory relying on non-volatile memories. In this paper, we present HIPE-MAGIC, a technology-aware synthesis and mapping flow for highly parallel execution of the memristor-based logic. Our framework is built upon two contributions: balancing techniques during the logic synthesis, targeting parallelism offered by memristive crossbar arrays (MCAs), and an efficient technology mapping framework to maximize the performance and area-efficiency of the memristor-based logic. Our experiments across several benchmark suites show the superior performance of HIPE-MAGIC in terms of throughput and energy efficiency compared to recently developed synthesis and mapping flows targeting MCAs, as well as the conventional CPU computing.

References

[1]
R. Balasubramonian et al. 2014. Near-data processing: Insights from a MICRO-46 workshop. IEEE Micro (2014).
[2]
J. Borghetti et al. 2010. 'Memristive' switches enable 'stateful' logic operations via material implication. Nature (2010).
[3]
R. Brayton and A. Mishchenko. 2010. ABC: An Academic Industrial-Strength Verification Tool. In Computer Aided Verification. Springer.
[4]
D. Fujiki et al. 2018. In-memory data parallel processor. In ACM SIGPLAN Notices.
[5]
M. Imani et al. 2019. FloatPIM: In-memory Acceleration of Deep Neural Network Training with High Precision. In ISCA.
[6]
K. Korgaonkar et al. 2019. The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm. arXiv preprint arXiv:1910.10234 (2019).
[7]
S. Kvatinsky et al. 2011. Memristor-based IMPLY logic design procedure. In ICCD.
[8]
S. Kvatinsky et al. 2014. MAGIC-Memristor-Aided Logic. TCAS-II: Express Briefs (2014).
[9]
S. Kvatinsky et al. 2014. Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies. IEEE Trans. VLSI Syst. (2014).
[10]
M. Lanza et al. 2019. Recommended methods to study resistive switching devices. Advanced Electronic Materials (2019).
[11]
W. Lu et al. 2011. Two-terminal resistive switches (memristors) for memory and logic applications. In ASP-DAC.
[12]
A. Mishchenko et al. 2011. Delay optimization using SOP balancing. In ICCAD.
[13]
M. O'Connor et al. 2017. Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems. In MICRO.
[14]
S. Seshadri et al. 2014. Willow: A User-Programmable SSD. In 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14).
[15]
V. Seshadri et al. 2017. Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology. In MICRO.
[16]
N. Talati et al. 2016. Logic Design Within Memristive Memories Using Memristor-Aided loGIC (MAGIC). IEEE Trans. Nanotechnol. (2016).
[17]
V. Tenace et al. 2019. SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars. In DATE.
[18]
P. L. Thangkhiew and K. Datta. 2018. Scalable in-memory mapping of Boolean functions in memristive crossbar array using simulated annealing. Journal of Systems Architecture (2018).
[19]
W. A. Wulf and S. A. McKee. 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news (1995).

Cited By

View all

Index Terms

  1. HIPE-MAGIC: a technology-aware synthesis and mapping flow for highly parallel execution of memristor-aided LoGIC

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image ACM Conferences
        ISLPED '20: Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design
        August 2020
        263 pages
        ISBN:9781450370530
        DOI:10.1145/3370748
        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Sponsors

        In-Cooperation

        • IEEE CAS

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        Published: 10 August 2020

        Permissions

        Request permissions for this article.

        Check for updates

        Author Tags

        1. EDA
        2. emerging technology
        3. in-memory computing
        4. memristor

        Qualifiers

        • Research-article

        Funding Sources

        • NSF

        Conference

        ISLPED '20
        Sponsor:

        Acceptance Rates

        Overall Acceptance Rate 398 of 1,159 submissions, 34%

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)10
        • Downloads (Last 6 weeks)2
        Reflects downloads up to 28 Dec 2024

        Other Metrics

        Citations

        Cited By

        View all

        View Options

        Login options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Media

        Figures

        Other

        Tables

        Share

        Share

        Share this Publication link

        Share on social media