research-article

Implementation of FPGA Building Platform as a Cloud Service

Authors:

Ryota Watanabe,

Saika Ura,

Qian Zhao,

Takaichi YoshidaAuthors Info & Claims

HEART '19: Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies

Article No.: 6, Pages 1 - 6

https://doi.org/10.1145/3337801.3337814

Published: 06 June 2019 Publication History

Get Access

Abstract

The building environment for field-programmable gate array (FPGA) development has a number of requirements such as using high-end computers for faster hardware compilation and installing the various versions of FPGA computer-aided design (CAD) tools specified by different projects while at the same avoiding conflicts between these tools. These requirements make it difficult to enable FPGA development on a wide range of devices, which is critical for developers from different application domains if they are to leverage FPGAs to their full extent. In this work, we propose an FPGA project building platform that reduces hardware costs by sharing highperformance servers between developers and enables a variety of FPGA CAD tools to be available in one platform by using container technology. The evaluation of the proposed platform showed that it provides shared and clean building environments without having significant performance overhead.

References

[1]

2019. Official repository of the AWS EC2 FPGA Hardware and Software Development Kit. Retrieved Feb. 2, 2019 from https://github.com/aws/aws-fpga.

Google Scholar

[2]

2019. The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. Retrieved March 22, 2019 https://github.com/huaweicloud/huaweicloud-fpga.

Google Scholar

[3]

2019. Deep Dive into Alibaba Cloud F3 FPGA as a Service Instances. Retrieved March 22, 2019 https://www.alibabacloud.com/blog/deep-dive-into-alibaba-cloud-f3-fpga-as-a-service-instances_594057.

Google Scholar

[4]

2019. NetFPGA-SUME-public Reference Operating System Setup Guide. Retrieved March 22, 2019 https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Reference-Operating-System-Setup-Guide.

Google Scholar

[5]

2019. NetFPGA 1G CML Getting Started Guide. Retrieved March 22, 2019 https://github.com/NetFPGA/NetFPGA-public/wiki/NetFPGA-1G-CML-Getting-Started-Guide.

Google Scholar

[6]

2019. reVISION Getting Started Guide 2018.3 (UG1265). Retrieved March 22, 2019 https://github.com/Xilinx/reVISION-Getting-Started-Guide.

Google Scholar

[7]

Nakahara, H., Fujii, T., Sato, S., 2019. GUINNESS: A GUI based binarized Neural Network SyntheSizer toward an FPGA. Retrieved March 22, 2019 https://github.com/HirokiNakahara/GUINNESS.

Google Scholar

[8]

2019. Source files for SiFive's Freedom platforms. Retrieved March 22, 2019 https://github.com/sifive/freedom.

Google Scholar

[9]

Zhao, Q., Amagasaki, M., Iida, M., Kuga, M., and Sueyoshi, T. 2018. Enabling FPGA-as-a-Service in the Cloud with hCODE Platform. IEICE TRANS. INF. & SYST. E101-D, 2, (Feb. 2018), 335--343.

Google Scholar

[10]

2019. Theia: Cloud & Desktop IDE. Retrieved Feb. 10, 2019 https://www.theia-ide.org.

Google Scholar

[11]

2019. Windows Subsystem for Linux overview. Retrieved Feb. 10, 2019 from https://blogs.msdn.microsoft.com/wsl/2016/04/22/windows-subsystem-for-linux-overview/.

Google Scholar

[12]

Xilinx, 2019. Vivado Design Suite - HLx Editions. Retrieved Feb. 10, 2019 from https://www.xilinx.com/products/design-tools/vivado.html.

Google Scholar

Cited By

View all

Prabakaran BMrazek VVasicek ZSekanina LShafique M(2023)Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323678(1-9)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323678
La TMatas KPham KKoch D(2020)Securing FPGA Accelerators at the Electrical Level for Multi-tenant Platforms2020 30th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL50879.2020.00069(361-362)Online publication date: Aug-2020
https://doi.org/10.1109/FPL50879.2020.00069
Prabakaran BMrazek VVasicek ZSekanina LShafique M(2020)ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems2020 57th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18072.2020.9218533(1-6)Online publication date: Jul-2020
https://doi.org/10.1109/DAC18072.2020.9218533

Recommendations

A Platform-as-a-Service System for FPGA Education and Development
CompEd '19: Proceedings of the ACM Conference on Global Computing Education

As a promising technology for the post-Moore era, FPGAs (Field-Programmable Gate Arrays) have been employed in a variety of cloud and edge applications to provide hardware acceleration capability. However, with the introduction of FPGAs, the system ...
FPGA implementation of a HW/SW platform for multimedia embedded systems

This paper presents a HW/SW platform for embedded video system. It has been designed around an embedded RISC processor and FPGA technologies and provides video input and output interfaces. The configurable platform has been used to implement a real time ...
An FPGA implementation for neural networks with the FDFM processor core approach

This paper presents a field programmable gate array FPGA implementation of a three-layer perceptron using the few DSP blocks and few block RAMs FDFM approach implemented in the Xilinx Virtex-6 family FPGA. In the FDFM approach, multiple processor cores ...

Comments

Information & Contributors

Information

Published In

HEART '19: Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies

June 2019

106 pages

ISBN:9781450372558

DOI:10.1145/3337801

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 June 2019

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

HEART 2019

HEART 2019: The 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies

June 6 - 7, 2019

Nagasaki, Japan

Acceptance Rates

HEART '19 Paper Acceptance Rate 12 of 29 submissions, 41%;

Overall Acceptance Rate 22 of 50 submissions, 44%

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
144
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)1

Reflects downloads up to 13 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Prabakaran BMrazek VVasicek ZSekanina LShafique M(2023)Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)10.1109/ICCAD57390.2023.10323678(1-9)Online publication date: 28-Oct-2023
https://doi.org/10.1109/ICCAD57390.2023.10323678
La TMatas KPham KKoch D(2020)Securing FPGA Accelerators at the Electrical Level for Multi-tenant Platforms2020 30th International Conference on Field-Programmable Logic and Applications (FPL)10.1109/FPL50879.2020.00069(361-362)Online publication date: Aug-2020
https://doi.org/10.1109/FPL50879.2020.00069
Prabakaran BMrazek VVasicek ZSekanina LShafique M(2020)ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems2020 57th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC18072.2020.9218533(1-6)Online publication date: Jul-2020
https://doi.org/10.1109/DAC18072.2020.9218533

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

A Platform-as-a-Service System for FPGA Education and Development

FPGA implementation of a HW/SW platform for multimedia embedded systems

An FPGA implementation for neural networks with the FDFM processor core approach

Comments

Published In

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Recommendations

A Platform-as-a-Service System for FPGA Education and Development

FPGA implementation of a HW/SW platform for multimedia embedded systems

An FPGA implementation for neural networks with the FDFM processor core approach

Comments

Information

Published In

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations