The design of a hardware recognizer for utilization in scanning operations
Abstract
References
Index Terms
- The design of a hardware recognizer for utilization in scanning operations
Recommendations
Reconfigurable content-based router using hardware-accelerated language parser
This article presents a dense logic design for matching multiple regular expressions with a field programmable gate array (FPGA) at 10+ Gbps. It leverages on the design techniques that enforce the shortest critical path on most FPGA architectures while ...
Virtual prototyping of a synthetic aperture radar processor and RASSP benchmark 1
RSP '95: Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95)A virtual prototype of a synthetic aperture radar processor is being created by Lockheed Sanders. It includes VHDL models and Ada application code. The virtual prototype is a behavioral and structural model which matches the hardware architecture which ...
G729 Voice Decoder Design
Embedded digital signal processing (DSP) systems are usually associated with real time constraints and/or high data rates such that fully software implementations are often not satisfactory. In that case, mixed hardware/software implementations are to ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 172Total Downloads
- Downloads (Last 12 months)10
- Downloads (Last 6 weeks)4
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in