research-article

Boosting the performance with a data-backup-free programming scheme for TLC-based SSDs

Authors:

Chin-Chiang Pan,

Chien-Chung Ho,

Yuan-Hao Chang,

Ming-Chang YangAuthors Info & Claims

SAC '18: Proceedings of the 33rd Annual ACM Symposium on Applied Computing

Pages 351 - 358

https://doi.org/10.1145/3167132.3167171

Published: 09 April 2018 Publication History

Abstract

Triple-level-ceil(MLC_x3) flash-memory chips are prevalent in current storage markets; however, the growing bit-error-rate and worsen reliability of TLC flash ceils impose challenges on the design of flash storage devices. This problem further exaggerates in the design of a reliable storage system which should be able top support the sudden-power-off-recovery functionalities. To guarantee the data integrity, the backup operation is necessary for supporting the sudden-power-off-recovery function, and it is typically adopted to avoid data corruption before programming TLC flash pages. Usually, the backup process results in a significant overhead and the degradation of programming performance. In contrast to the past work which relies on backup-based or RAID-like approaches to resolve the data integrity issue under any sudden power-off, a data-backup-free programming scheme is proposed to totally remove the needs of costly backup procedures as well as guarantee the data reliability. Our goal is to boost the system performance of TLC-based SSDs without harming the flash reliability. The capability of the proposed design is evaluated by a series of experiments, for which we have very encouraging results. Experimental results show that the proposed design can improve performance and reduce the number of block erasures by up to 78% and 76% respectively when compared to an existing backup-based approach.

References

[1]

Y. Kim A. Gupta and B. Urgaonkar. 2009. DFTL: a flash translation layer Employing demand-based selective caching of page-level address mappings. In ASPLOS.

Digital Library

[2]

N. Joukov A. Traeger, E. Zadok and C. P. Wright. 2008. A nine year study of file system and storage benchmarking. ACM Transactions on Storage (TOS) (2008).

Digital Library

[3]

Amir Ban. 1995. Flash File System. US Patient 5,404,485. In M-Systems.

[4]

L.-P. Chang and T.-W. Kuo. 2002. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).

Digital Library

[5]

Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo. 2010. Improving Flash Wear-Leveling by Proactively Moving Static Data. Computers, IEEE Transactions on (Jan 2010).

Digital Library

[6]

E. Galand S. Toiedo. 2005. Algorithms and Data Structures for Flash Memories. Computer. Surveys (June 2005).

Digital Library

[7]

J. Guo, W. Wen, Y. Z. Li, S. Li, H. Li, and Y. Chen. 2013. DA-RAID-5: A disturb aware data protection technique for NAND flash storage systems. In Design, Automation Test in Europe Conference Exhibition (DATE), 2013. 380--385.

Digital Library

[8]

S. Im and D. Shin. 2011. Flash-Aware RAID Techniques for Dependable and High-Performance Flash Memory SSD. Computers, IEEE Transactions on 60, 1 (Jan 2011), 80--92.

Digital Library

[9]

Y. Zhang J. Guo, J. Yang and Y. Chen. 2013. Low cost power failure protection of MLC NAND flash storage systems with PRAM/DRAM hybrid buffer. (2013), 859--864 pages.

Digital Library

[10]

J.-U. Kang, J.-S. Kim, C. Park, H. Park, and J. Lee. 2007. A multi-channel architecture for high-performance NAND flash-based storage system. Journal of System Architecture 53, 9 (2007), 644 -- 658.

Digital Library

[11]

J. Lee and D. Shin. 2014. Adaptive Paired Page Prebackup Scheme for MLC NAND Flash Memory. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 33, 7 (July 2014), 1110--1114.

[12]

Y. Lee, S. Jungand, and Y. H. Song. 2009. FRA: A Flash-aware Redundancy Array of Flash Storage Devices. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISS '09). ACM, New York, NY, USA, 163--172.

Digital Library

[13]

J. Park, J. Jeong, S. Lee, Y. Song, and J. Kim. 2016. Improving Performance and lifetime of NAND storage systems using relaxed program sequence. In 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC). 1--6.

Digital Library

[14]

K. Park, D.-H. Lee, Y. Woo, G. Lee, J.-H. Lee, and D.-H. Kim. 2009. Reliability and performance enhancement technique for SSD array storage system using RAID mechanism. In Communications and Information Technology, 2009. ISCIT 2009. 9th International Symposium on.

Digital Library

[15]

SanDisk. 2011. 24nm 64Gb eX3 (8LC) 3V NAND Flash Memory Data Sheet. Data Sheet (January 2011).

[16]

SanDisk. 2013. Unexpected Power Loss Protection. Technical Report. SanDisk. http://www.sandisk.com/assets/docs/unexpected

Cited By

Long LHuang JGao CLiu DLiu RJiang Y(2023)ADAR: Application-Specific Data Allocation and Reprogramming Optimization for 3-D TLC Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.321039042:6(1824-1837)Online publication date: Jun-2023
https://doi.org/10.1109/TCAD.2022.3210390

Index Terms

Boosting the performance with a data-backup-free programming scheme for TLC-based SSDs
1. Computer systems organization
  1. Dependable and fault-tolerant systems and networks
    1. Redundancy
    2. Reliability
  2. Embedded and cyber-physical systems
    1. Embedded systems

Recommendations

Constructing Large, Durable and Fast SSD System via Reprogramming 3D TLC Flash Memory
MICRO '52: Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture

NAND flash memory based SSDs have been widely studied and adopted. The scaling of SSD has evolved from plannar (2D) to 3D stacking. Compared with 2D SSD, 3D SSD stacks more layers into one block, constructing one block with more flash pages. For ...
RAPID-Cache-A Reliable and Inexpensive Write Cache for High Performance Storage Systems

Modern high performance disk systems make extensive use of nonvolatile RAM (NVRAM) write caches. A single-copy NVRAM cache creates a single point of failure while a dual-copy NVRAM cache is very expensive because of the high cost of NVRAM. This paper ...
HPDA: A hybrid parity-based disk array for enhanced performance and reliability

Flash-based Solid State Drive (SSD) has been productively shipped and deployed in large scale storage systems. However, a single flash-based SSD cannot satisfy the capacity, performance and reliability requirements of the modern storage systems that ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

SAC '18: Proceedings of the 33rd Annual ACM Symposium on Applied Computing

April 2018

2327 pages

ISBN:9781450351911

DOI:10.1145/3167132

Conference Chairs:
Hisham M. Haddad
Kennesaw State University
,
Roger L. Wainwright
University of Tulsa
,
Richard Chbeir
University of Pau & Pays Adour, France

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGAPP: ACM Special Interest Group on Applied Computing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 April 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

SAC 2018

Sponsor:

SIGAPP

SAC 2018: Symposium on Applied Computing

April 9 - 13, 2018

Pau, France

Acceptance Rates

Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

Upcoming Conference

SAC '25

Sponsor:
sigapp

The 40th ACM/SIGAPP Symposium on Applied Computing

March 31 - April 4, 2025

Catania , Italy

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
135
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)1

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Long LHuang JGao CLiu DLiu RJiang Y(2023)ADAR: Application-Specific Data Allocation and Reprogramming Optimization for 3-D TLC Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.321039042:6(1824-1837)Online publication date: Jun-2023
https://doi.org/10.1109/TCAD.2022.3210390

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents