Optimizing the location of ECC protection in network-on-chip
Article No.: 19, Pages 1 - 10
Abstract
The communication in Network-on-Chips (NoCs) may be subject to errors. Error Correcting Codes (ECCs) can be used to tolerate the transient faults in flits caused by Single Event Upsets (SEU). ECC can improve the reliability of a NoC significantly at the cost of extra area and power consumption. However, ECC units (encoders and decoders) may also suffer from SEU faults and thus may lead to over-protection, meaning that providing more ECC units does not further improve reliability.
This work analyzes reliability in NoCs, i.e. fractions of correctly received flits, considering the SEU errors introduced by both protected circuits and ECC units. The results show the potential for over-protection. Based on this analysis, we maximize the protection by optimizing the location of the ECC units. We study the reliability of an 8 × 8 Mesh NoC with six ECC protection strategies, and we conclude that one protection strategy called SLOPE achieves the best trade-off among the six examined strategies by considering reliability, latency, area, energy consumption and design space comprehensively.
References
[1]
R. Marculescu, U. Y. Ograst, L. Peh, N. E. Jergere, and Y. Hoskote. Outstanding research problems in noc design: system, microarchitecture, and circuit perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(1):3--21, 2009.
[2]
M. Radetzki, C. Feng, X. Zhao, and A. Jantsch. Methods for fault tolerance in networks-on-chip. ACM Computing Surveys (CSUR), 46(1):8, 2013.
[3]
International technology roadmap for semiconductors. http://www.itrs2.net, 1012.
[4]
P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In International Conference on Dependable Systems and Networks, pages 389--398. IEEE, 2002.
[5]
R. Baumann. Soft errors in advanced computer systems. IEEE Design & Test of Computers, 22(3):258--266, 2005.
[6]
N.N. Mahatme, N.J. Gaspard, S. Jagannathan, and H. Abdel-Aziz T.D. Loveless, B.L. Bhuva, L. W. Massengill, S. Wen, and R. Wong. Estimating the frequency threshold for logic soft errors. In IEEE International Reliability Physics Symposium (IRPS), pages 3D--3. IEEE, 2013.
[7]
D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester. Vicis: a reliable network for unreliable silicon. In Proceedings of the 46th Annual Design Automation Conference, pages 812--817. ACM, 2009.
[8]
J. Wang, M. Ebrahimi, L. Huang, A. Jantsch, and G. Li. Design of fault-tolerant and reliable networks-on-chip. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pages 545--550. IEEE, 2015.
[9]
T. Boraten and A. Kodi. Energy-efficient runtime adaptive scrubbing in fault-tolerant network-on-chips (nocs) architectures. In IEEE 31st International Conference on Computer Design (ICCD), pages 264--271. IEEE, 2013.
[10]
V. Pasca, L. Anghel, C. Rusu, R. Locatelli, and M. Coppola. Error resilience of intra-die and inter-die communication with 3d spidergon stnoc. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 275--278. IEEE, 2010.
[11]
D. Zamzam, M. Abd El Ghany, K. Hofmann, and M. Ismail. Highly reliable and power efficient noc interconnects. In NORCHIP, pages 1--4. IEEE, 2011.
[12]
D. Rossi, P. Angelini, and C. Metra. Configurable error control scheme for noc signal integrity. In 13th IEEE International On-Line Testing Symposium (IOLTS), pages 43--48. IEEE, 2007.
[13]
H. Bokhari, H. Javaid, M. Shafique, J. Henkel, and S. Parameswaran. Supernet: multimode interconnect architecture for manycore chips. In Proceedings of the 52nd Annual Design Automation Conference, page 85. ACM, 2015.
[14]
I. Datta, D. Datta, and P.P. Pande. Design methodology for optical interconnect topologies in nocs with ber and transmit power constraints. Journal of Lightwave Technology, 32(1):163--175, 2014.
[15]
S. Shamshiri, A. Ghofrani, and K. Cheng. End-to-end error correction and online diagnosis for on-chip networks. In IEEE International Test Conference (ITC), pages 1--10. IEEE, 2011.
[16]
T. Lehtonen, P. Liljeberg, and J. Plosila. Analysis of forward error correction methods for nanoscale networks-on-chip. In Proceedings of the 2nd international conference on Nano-Networks, page 3. ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering), 2007.
[17]
A. Ganguly, P.P. Pande, and B. Belzer. Crosstalk-aware channel coding schemes for energy efficient and reliable noc interconnects. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(11):1626--1639, 2009.
[18]
B. Wang, J. Xie, Z. Mao, and Q. Wang. Multiple continuous error correct code for high performance network-on-chip. In Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pages 98--101. IEEE, 2011.
[19]
A. Dutta and N. A Touba. Reliable network-on-chip using a low cost unequal error protection code. In 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT), pages 3--11. IEEE, 2007.
[20]
L. Xie, K. Mei, and Y. Li. Repair: A reliable partial-redundancy-based router in noc. In IEEE Eighth International Conference on Networking, Architecture and Storage, pages 173--177. IEEE, 2013.
[21]
Q. Yu and P. Ampadu. Dual-layer adaptive error control for network-on-chip links. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(7):1304--1317, 2012.
[22]
H. Zhao, M. Kandemir, and M.J. Irwin. Exploring performance-power tradeoffs in providing reliability for noc-based mpsocs. In 12th International Symposium on Quality Electronic Design (ISQED), pages 1--7. IEEE, 2011.
[23]
C. Killian, C. Tanougast, and A. Dandache. Hybrid fault detection for adaptive noc. IEEE Embedded Systems Letters, 5(4):69--72, 2013.
[24]
J. Wang, L. Huang, G. Li, and A. Jantsch. Visualnoc: Visualization network-on-chipp design framework. In Design, Automation & Test in Europe Conference & Exhibition (DATE), University Booth Proceedings, page 13. IEEE, 2016.
Index Terms
- Optimizing the location of ECC protection in network-on-chip
Recommendations
Tackling Permanent Faults in the Network-on-Chip Router Pipeline
SBAC-PAD '13: Proceedings of the 2013 25th International Symposium on Computer Architecture and High Performance ComputingThe proliferation of multi-core and many-core chips for performance scaling is making the Network-on-Chip (NoC) occupy a growing amount of silicon area spanning several metal layers. The NoC is neither immune to hard faults and transient faults nor ...
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems
Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm has been proposed as a promising ...
Fault-tolerant Network-on-Chip based on Fault-aware Flits and Deflection Routing
NOCS '15: Proceedings of the 9th International Symposium on Networks-on-ChipDeflection routing is a promising approach for energy and hardware efficient NoCs. Future VLSI designs will have an increasing susceptibility to failures and breakdowns. The inherent redundancy of NoCs can be used to tolerate such failures. We extended ...
Comments
Information & Contributors
Information
Published In
October 2016
294 pages
ISBN:9781450344838
DOI:10.1145/2968456
Copyright © 2016 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 October 2016
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
ESWEEK'16
Acceptance Rates
Overall Acceptance Rate 280 of 864 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 98Total Downloads
- Downloads (Last 12 months)7
- Downloads (Last 6 weeks)0
Reflects downloads up to 03 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in