G.R.Goslin, "A Guide to Using Field Programmable Gate Arrays(FPGAs) for Application-Specific Digital Signal Processing Performance", Proceedings of High- Speed computing, Digital Signal Processing and Filtering Using reconfigurable Logic, 1996, SPIE Vol.2914, pp.321-331.

Crossref

Google Scholar

[9]

P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI Architectures for Video Compression -A Survey," Proc. of IEEE, vol.83, pp.220-246, Feb, 1995.

Crossref

Google Scholar

[10]

S.R. Park and W. Burleson, "Reconfiguration for Power Saving in Real-Time Motion Estimation", ICASSP, 1997.

Google Scholar

[11]

J. Villasenor, B. Schoner, et al, "Configurable computing solutions for automatic target recognition, Proceeding of IEEE workshop on FPGAs for Custom computing machines, pp.70-79,1996.

Crossref

Google Scholar

[12]

M. Petronino, R. Bambha, J. Carswell, and W. Burleson, "An FPGA-based Data Acquisition systems for 95GHz W-band Radar", ICASSP, 1997.

Google Scholar

[13]

A. Brahmbhatt, and W. Burleson, "FPGA-based Coprocessors for Wireless Data Communications", Massachusetts Telecommunications Conference, 1997.

Google Scholar

[14]

M.J. Wirth}fin, and B.L. Hutchings, "DISC: The dynamic instruction set computer", Field Programmable GateArrays (FPGAs) for Fast Board Development and Reconfigurable Computing, Proc. SPIE 2607, pp. 92- 103, 1995.

Google Scholar

[15]

Y. Baek, H.-S Oh, and H.-K. Lee, "An efficient blockmatching criterion for motion estimation and its VLSI implementation", IEEE Trans. Consum. Elec. Vo1.42, pp.885-892, Nov. 1996.

Digital Library

Google Scholar

[16]

B. Schoner, C. Jones, and J. ViUasenor, "Issues in Wireless Video Coding using Run-time reconfigurable FP- GAs", Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1995.

Digital Library

Google Scholar

[17]

National Semiconductor, "Configurable Logic Array(CLAy) Data Sheet, 1993.

Google Scholar

[18]

M.J. Wirth}fin and B.L. Hutchings, "Improving Functional Density Through Run-Time Constant Propagation", FPGA'97, 1997.

Google Scholar

[19]

J. Villasenor and B.L. Hutchings, "The Flexibility of Configurable Computing", IEEE Signal Processing Magazine, pp.67-84, Sep. 1998.

Crossref

Google Scholar

[20]

J. Leonard and W.H. Mangione-Smith, "A Case Study of Partially Evaluated Hardware Circuit: Key-Specific DES", International Workshop on Field Programmable Logic and Applications, 1997.

Digital Library

Google Scholar

[21]

personal communication with C. Paar, http://ee.wpi.edu/People/faculty/cxp.html

Google Scholar

[22]

http://www.cs.berkeley, edu/projects/brass /

Google Scholar

[23]

J. Rabaey, "Digital Integrated Circuits", Prentice Hall, 1996.

Digital Library

Google Scholar

[24]

D. Goeckel, "Strongly Robust Adaptive Signaling for Time-Varying Channels," Proceeding of the 1998 International Conference on Communications, pp. 454-458, June 1998.

Google Scholar

[25]

M. Goel, N. Shanbhag, "Low-Power Equalizers for 51.84 MB/s Very High-Speed Digital Subscriber Loop (VDSL) Modems, IEEE Workshop on Signal Processing Systems, 1998.

Google Scholar

Cited By

View all

Tempesti GMange DMudry PRossier JStauffer A(2007)Self-replicating hardware for reliabilityACM Journal on Emerging Technologies in Computing Systems10.1145/1265949.12659553:2(9-es)Online publication date: 1-Jul-2007
https://dl.acm.org/doi/10.1145/1265949.1265955
Tempesti GMange DMudry PRossier JStauffer AAlderighi MSalapura VMcKee S(2006)Self-replication for reliabilityProceedings of the 3rd conference on Computing frontiers10.1145/1128022.1128050(199-206)Online publication date: 3-May-2006
https://dl.acm.org/doi/10.1145/1128022.1128050
He LMitra TWong W(2004)Configuration bitstream compression for dynamically reconfigurable FPGAsProceedings of the 2004 IEEE/ACM International conference on Computer-aided design10.1109/ICCAD.2004.1382679(766-773)Online publication date: 7-Nov-2004
https://dl.acm.org/doi/10.1109/ICCAD.2004.1382679
Show More Cited By

Index Terms

Configuration cloning: exploiting regularity in dynamic DSP architectures
1. Hardware

Recommendations

Procedure cloning: a transformation for improved system-level functional partitioning
EDTC '97: Proceedings of the 1997 European conference on Design and Test

Functional partitioning assigns the functions of a system's program-like specification among system components, such as standard-software and custom-hardware processors. We introduce a new transformation, called procedure cloning, that significantly ...
Lpar configuration and management: working with ibm eserver
Websphere Application Server V7 Administration and Configuration Guide

Comments

Information & Contributors

Information

Published In

FPGA '99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays

February 1999

257 pages

ISBN:1581130880

DOI:10.1145/296399

Chairmen:
Sinan Kaptanoglu
Actel Corporation
,
Steve Trimberger
Xilinx

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 February 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

FPGA99

Sponsor:

SIGDA

FPGA99: ACM/SIGDA Symposium on Field Programmable Gate Arrays

February 21 - 23, 1999

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
353
Total Downloads

Downloads (Last 12 months)26
Downloads (Last 6 weeks)3

Reflects downloads up to 15 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Tempesti GMange DMudry PRossier JStauffer A(2007)Self-replicating hardware for reliabilityACM Journal on Emerging Technologies in Computing Systems10.1145/1265949.12659553:2(9-es)Online publication date: 1-Jul-2007
https://dl.acm.org/doi/10.1145/1265949.1265955
Tempesti GMange DMudry PRossier JStauffer AAlderighi MSalapura VMcKee S(2006)Self-replication for reliabilityProceedings of the 3rd conference on Computing frontiers10.1145/1128022.1128050(199-206)Online publication date: 3-May-2006
https://dl.acm.org/doi/10.1145/1128022.1128050
He LMitra TWong W(2004)Configuration bitstream compression for dynamically reconfigurable FPGAsProceedings of the 2004 IEEE/ACM International conference on Computer-aided design10.1109/ICCAD.2004.1382679(766-773)Online publication date: 7-Nov-2004
https://dl.acm.org/doi/10.1109/ICCAD.2004.1382679
Vemuri RGovindarajan SOuaiss IKaul MSrinivasan VRadhakrishnan SSundaraman SGanesan SPandey ALakshmikanthan P(2001)Automated design synthesis and partitioning for adaptive reconfigurable hardwareHardware implementation of intelligent systems10.5555/570780.570781(3-52)Online publication date: 1-Jan-2001
https://dl.acm.org/doi/10.5555/570780.570781
Tessier RBurleson W(2001)Reconfigurable Computing for Digital Signal ProcessingJournal of VLSI Signal Processing Systems10.1023/A:100815502071128:1-2(7-27)Online publication date: 1-May-2001
https://dl.acm.org/doi/10.1023/A%3A1008155020711
Mange DSipper MStauffer ATempesti G(2000)Toward self-repairing and self-replicating hardware: the Embryonics approachProceedings. The Second NASA/DoD Workshop on Evolvable Hardware10.1109/EH.2000.869358(205-214)Online publication date: 2000
https://doi.org/10.1109/EH.2000.869358
Garcia ABurleson WDanger J(1999)Power Modelling in Field Programmable Gate Arrays (FPGA)Field Programmable Logic and Applications10.1007/978-3-540-48302-1_44(396-404)Online publication date: 1999
https://doi.org/10.1007/978-3-540-48302-1_44

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Procedure cloning: a transformation for improved system-level functional partitioning

Lpar configuration and management: working with ibm eserver

Websphere Application Server V7 Administration and Configuration Guide