Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells
Pages 242 - 247
Abstract
We evaluate and benchmark the performance of logic circuits and stability/performance of 6T SRAM cells using monolayer and bilayer TMD devices based on ITRS 2028 (5.9nm) technology node. For the performance benchmarking of logic circuits, the tradeoff between electrostatic integrity (monolayer favored) and carrier mobility (bilayer favored), and the issues regarding the uncertainties in the mobility ratio and source/drain series resistance, the underlap device design, and the off-current spec., etc. are comprehensively addressed. In the evaluation of SRAM cells, the cell immunity to random variations is focused. Besides, the impact of high RSD of TMD materials on RSNM variability is also investigated. The source/drain underlap design is shown to alleviate the larger variability of bilayer SRAM cells. Finally, with superior electrostatics and immunity to random variations, the monolayer TMD devices are favored for low-power logic and SRAM applications; while the bilayer devices, with higher carrier mobility, are more suitable for high-performance logic and SRAM applications.
References
[1]
http://www.itrs2.net/
[2]
L. Gomez et al., IEEE Electron Device Letters, vol. 28, no. 4, pp. 285--287, Apr. 2007.
[3]
W. Cao et al., in Proc. ESSDERC, pp. 37--44, Sep. 2013.
[4]
B. Radisavljevic et al., Nature Nanotech., vol. 6, pp. 147--150, 2011.
[5]
H. Fang et al., Nano Lett., vol. 12, pp. 3788--3792, 2012.
[6]
W. Cao et al., IEEE Trans. Electron Devices, vol. 62, no. 11, pp. 3459--3469, Nov. 2015.
[7]
V. Mishra, S. Smith, K. Ganapathi, and S. Salahuddin, in IEDM Tech. Dig., pp. 136--139, Dec. 2013.
[8]
W. Liu et al., in IEDM Tech. Dig., pp. 499--502, Dec. 2013.
[9]
H. Wang et al., in IEDM Tech. Dig., pp. 88--91, Dec. 2012.
[10]
H. Wang et al., Nano Lett., vol. 12, pp. 4674--4680, 2012.
[11]
A. Ayari et al., J. Appl. Phys., vol. 101, 014507, Jan. 2007.
[12]
B. W. H. Baugher et al., Nano Lett., vol. 13, pp. 4212--4216, 2013.
[13]
J. Na et al., Appl. Phys. Lett., vol. 104, 233502, 2014.
[14]
H. Liu, A. T. Neal, and P. D. Ye, ACS Nano, vol. 6, no. 10, pp. 8563--8569, 2012.
[15]
L. Liu, S. B. Kumar, Y. Ouyang, and J. Guo, IEEE Trans. Electron Devices, vol. 58, no. 9, pp. 3042--3047, Sep. 2011.
[16]
D. Wickramaratne, F. Zahid, and R. K. Lake, J. Chem. Phys., vol. 140, 124710, 2014.
[17]
K. F. Mak et al., Phys. Rev. Lett., vol. 105, 136805, 2010.
[18]
H. Sahin et al., Phys. Rev. B, vol. 87, 165409, 2013.
[19]
J. Kang et al., Appl. Phys. Lett., vol. 102, 012111, 2013.
[20]
A. Kumar and P. K. Ahluwalia, Physica B, vol. 407, pp. 4627--4634, 2012.
[21]
X. Wang et al., IEEE Trans. Electron Devices, vol. 60, no. 8, pp. 2485--2492, Aug. 2013.
[22]
Sentaurus TCAD, G2012-06-SP2 Manual.
[23]
Z. Jin et al., Phys. Rev. B, vol. 90, 045422, 2014.
[24]
C. Shin et al., IEEE Trans. Electron Devices, vol. 57, no. 6, pp. 1301--1309, Jun. 2010.
[25]
C.-H. Yu et al., IEEE Trans. Electron Devices, vol. 63, no. 2, pp. 625--630, Feb. 2016.
Index Terms
- Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells
Recommendations
Analysis of power-performance for ultra-thin-body GeOI logic circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designThis work analyzes the power-performance of the emerging Ultra-Thin-Body (UTB) GeOI devices for logic circuit applications. The impacts of temperature and Vdd scaling on the leakage/delay are studied. Compared with the subthreshold leakage dominated SOI ...
Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design
DAC '15: Proceedings of the 52nd Annual Design Automation ConferenceVertical monolayer heterojunction FETs based on transition metal dichalcogenides (TMDCFETs) and planar black phosphorus FETs (BPFETs) have demonstrated excellent sub-threshold swing, high ION/IOFF, and high scalability, making them attractive candidates ...
Explicit continuous I-V model for 2D transition metal dichalcogenide field-effect transistors
AbstractIn this paper, an explicit continuous I-V model was proposed for field-effect transistors (FETs) with 2-dimensional (2D) transition metal dichalcogenide (TMD) as the semiconductor. The model was derived by means of charge control ...
Comments
Information & Contributors
Information
Published In
August 2016
392 pages
ISBN:9781450341851
DOI:10.1145/2934583
Copyright © 2016 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 08 August 2016
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
Conference
ISLPED '16
Sponsor:
ISLPED '16: International Symposium on Low Power Electronics and Design
August 8 - 10, 2016
CA, San Francisco Airport, USA
Acceptance Rates
ISLPED '16 Paper Acceptance Rate 60 of 190 submissions, 32%;
Overall Acceptance Rate 398 of 1,159 submissions, 34%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 138Total Downloads
- Downloads (Last 12 months)10
- Downloads (Last 6 weeks)0
Reflects downloads up to 30 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in