Article

Free access

Partitioning and optimizing controllers synthesized from hierarchical high-level descriptions

Authors:

Andrew Seawright,

Wolfgang MeyerAuthors Info & Claims

DAC '98: Proceedings of the 35th annual Design Automation Conference

Pages 770 - 775

https://doi.org/10.1145/277044.277239

Published: 01 May 1998 Publication History

PDF eReader

Abstract

This paper describes methods for partitioning and optimizing controllers described by hierarchical high-level descriptions. The methods utilize the structure of the high-level description, provide flexible exploration of the trade-off between combinational logic and registers to reduce implementation cost, and allow the designer to control the synthesis process. Results are presented using industrial examples.

References

[1]

G. Berry and G. Gonthier, 'The ESTEREL synchronous programming language: design, semantics, implementation", in Science of Computer Programming, vol. 19 (no. 2), pp. 87-152, November 1992.

Digital Library

Google Scholar

[2]

0. Coudert, C. Berthet, and J. C. Madre. "Verification of Synchronous Sequential Machines Based on Symbolic Execution'', in Automatic Verification Methods for Finite State Systems, International Workshop, Grenoble France, vol. 407, Lecture Notes in Computer Science, Springer-Verlag, June 1989.

Digital Library

Google Scholar

[3]

A. Crews and F. Brewer. "Controller Optimization for Protocol Intensive Applications", proceedings of Euro-DAC 96, Geneva, Switzerland, pp. 140-145, September 1996.

Digital Library

Google Scholar

[4]

D. Harel, "Statecharts: A Visual Approach to Complex Systems", in Science of Computer Programming, vol. 8(no.3), pp. 23 1-275, August 1987.

Digital Library

Google Scholar

[5]

W. Meyer, A. Seawright, and F. Tada, "Design and Synthesis of Array Structured Telecommunication Processing Applications'', proceedings of the 34th Design Automation Conference, pp. 486-491, June 1997.

Digital Library

Google Scholar

[6]

A. Seawright and F. Brewer. "Clairyoyant: A System for Production-Based Specifications", in the proceedings of IEEE Transactions on VLSI Systems, vol.2., (no. 2), pp. 172-185, June 1994.

Digital Library

Google Scholar

[7]

A. Seawright, U. Holtmann, W. Meyer, B. Pangrle, R. Verbrugghe, and J. Buck. "A System for Compiling and Debugging Structured Data Processing Controllers", proceedings of Euro- DAC 96, Geneva, Switzerland, pp. 86-91. September1996.

Digital Library

Google Scholar

[8]

E. Sentovich, H. Toma, G. Berry, "Latch Optimization in Circuits Generated from High-level Descriptions", in the proceedings of the International Conference on Computer-Aided Design ICCAD96, pp. 428-435, November 1996.

Digital Library

Google Scholar

[9]

E. Sentovich, H. Toma, G. Berry, "Efficient Latch Optimization Using Exclusive Sets", proceedings of 34th Design Automation Conference, pp. 8-11, June 1997.

Digital Library

Google Scholar

[10]

H. Touati et al. "Implicit State Enumeration of Finite State Machines using BDD's" in the proceedings of International Conference on Computer-Aided DesignlCCAD90, pp. 130- 133, November 1990.

Google Scholar

[11]

H. Touati and G. Berry, "Optimized Controller Synthesis Using Esterel", proceedings of the International Workshop on Logic Synthesis IWLS93, Lake Tahoe, 1993.

Google Scholar

Cited By

View all

Castellana VMinutoli MMorari ATumeo ALattuada MFerrandi FMarculescu DLiu F(2015)High Level Synthesis of RDF Queries for Graph AnalyticsProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840865(323-330)Online publication date: 2-Nov-2015
https://dl.acm.org/doi/10.5555/2840819.2840865
Castellana VMinutoli MMorari ATumeo ALattuada MFerrandi F(2015)High level synthesis of RDF queries for graph analytics2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2015.7372587(323-330)Online publication date: Nov-2015
https://doi.org/10.1109/ICCAD.2015.7372587
Lee SChoi K(2014)Critical-path-aware high-level synthesis with distributed controller for fast timing closureACM Transactions on Design Automation of Electronic Systems10.1145/256667019:2(1-29)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2566670
Show More Cited By

Index Terms

Partitioning and optimizing controllers synthesized from hierarchical high-level descriptions

Recommendations

Comments

Information & Contributors

Information

Published In

DAC '98: Proceedings of the 35th annual Design Automation Conference

May 1998

820 pages

ISBN:0897919645

DOI:10.1145/277044

Chairmen:
Basant R. Chawla
Lucent Technologies, Warren, NJ
,
Randal E. Bryant
Carnegie Mellon Univ., Pittsburgh, PA
,
Jan M. Rabaey
Univ. of California, Berkeley
,
Editor:
M. J. Irwin

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC98

Sponsor:

EDAC
SIGDA
IEEE-CS

DAC98: The 35th ACM/IEEE-CAS/EDAC Design Automation Conference

June 15 - 19, 1998

California, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

12
Total Citations
View Citations
52
Total Downloads

Downloads (Last 12 months)24
Downloads (Last 6 weeks)5

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Castellana VMinutoli MMorari ATumeo ALattuada MFerrandi FMarculescu DLiu F(2015)High Level Synthesis of RDF Queries for Graph AnalyticsProceedings of the IEEE/ACM International Conference on Computer-Aided Design10.5555/2840819.2840865(323-330)Online publication date: 2-Nov-2015
https://dl.acm.org/doi/10.5555/2840819.2840865
Castellana VMinutoli MMorari ATumeo ALattuada MFerrandi F(2015)High level synthesis of RDF queries for graph analytics2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)10.1109/ICCAD.2015.7372587(323-330)Online publication date: Nov-2015
https://doi.org/10.1109/ICCAD.2015.7372587
Lee SChoi K(2014)Critical-path-aware high-level synthesis with distributed controller for fast timing closureACM Transactions on Design Automation of Electronic Systems10.1145/256667019:2(1-29)Online publication date: 28-Mar-2014
https://dl.acm.org/doi/10.1145/2566670
Lee SChoi KPhillips JHu AGraeb H(2011)High-level synthesis with distributed controller for fast timing closureProceedings of the International Conference on Computer-Aided Design10.5555/2132325.2132369(193-199)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.5555/2132325.2132369
Lee SChoi K(2011)High-level synthesis with distributed controller for fast timing closureProceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design10.1109/ICCAD.2011.6105325(193-199)Online publication date: 7-Nov-2011
https://dl.acm.org/doi/10.1109/ICCAD.2011.6105325
Balarin FPasserone R(2007)Specification, Synthesis, and Simulation of Transactor ProcessesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2007.89579226:10(1749-1762)Online publication date: 1-Oct-2007
https://dl.acm.org/doi/10.1109/TCAD.2007.895792
Yu JBian JZhou QJin Q(2006)A Self-Adapting Multi-Kernel Controllers Generating and Placing Method for Short System Cycle2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings10.1109/ICSICT.2006.306624(2085-2087)Online publication date: 2006
https://doi.org/10.1109/ICSICT.2006.306624
Arditi LBerry GKishinevsky M(2004)Late Design Changes (ECOs) for Sequentially Optimized Esterel DesignsFormal Methods in Computer-Aided Design10.1007/978-3-540-30494-4_10(128-143)Online publication date: 2004
https://doi.org/10.1007/978-3-540-30494-4_10
Camposano RSeawright ABuck J(2000)Modeling and Synthesis of Behavior, Control and Data FlowArchitecture Design and Validation Methods10.1007/978-3-642-57199-2_1(1-48)Online publication date: 2000
https://doi.org/10.1007/978-3-642-57199-2_1
Moussa ISugar ZSuescun RDiaz-Nava MPavesi MCrudo SGazi LJerraya A(1999)Comparing RTL and behavioral design methodologies in the case of a 2M-transistor ATM shaperProceedings of the 36th annual ACM/IEEE Design Automation Conference10.1145/309847.310006(598-603)Online publication date: 1-Jun-1999
https://dl.acm.org/doi/10.1145/309847.310006
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations