research-article

Optimizing data placement for reducing shift operations on domain wall memories

Authors:

Weiwen JiangAuthors Info & Claims

DAC '15: Proceedings of the 52nd Annual Design Automation Conference

Article No.: 139, Pages 1 - 6

https://doi.org/10.1145/2744769.2744883

Published: 07 June 2015 Publication History

Get Access

Abstract

Domain Wall Memory (DWM) using nanowire with data access port, exhibits extraordinary high density, low power leakage, and low access latency. These properties enable DWM to become an attractive candidate for replacing traditional memories. However, data accesses on DWM may require multiple shift operations before the port points to requested data, resulting in varying access latencies. Data placement, therefore, has a significant impact on the performance of data accesses on DWM. This paper studies compiler-based optimization techniques for data placement on DWM. To the authors' best knowledge, this is the first work addressing data placement problem on DWM. We present an efficient heuristic, called Grouping-Based Data Placement (GBDP), for the data placement problem of a given data access sequence on DWM. The experimental results show that GBDP has a significant performance improvement; for example, GBDP reduces 82% shift operations on an 8-port DWM compared with non-optimized approach.

References

[1]

S. S. Parkin, M. Hayashi, and L. Thomas, "Magnetic domain-wall racetrack memory," Science, vol. 320, no. 5873, pp. 190--194, 2008.

Crossref

Google Scholar

[2]

Y. Wang and H. Yu, "An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices," in ISLPED. IEEE, 2013, pp. 329--334.

Digital Library

Google Scholar

[3]

R. Venkatesan, V. Kozhikkottu, C. Augustine, A. Raychowdhury, K. Roy, and A. Raghunathan, "Tapecache: a high density, energy efficient cache based on domain wall memory," in ISLPED, 2012, pp. 185--190.

Digital Library

Google Scholar

[4]

S. Ghosh, "Path to a terabyte of on-chip memory for petabit per second bandwidth with <5 watts of power," in DAC, 2013, pp. 145:1--145:2.

Digital Library

Google Scholar

[5]

A. Iyengar and S. Ghosh, "Modeling and analysis of domain wall dynamics for robust and low-power embedded memory," in DAC, 2014, pp. 65:1--65:6.

Digital Library

Google Scholar

[6]

M. Mao, W. Wen, Y. Zhang, Y. Chen, and H. H. Li, "Exploration of gpgpu register file architecture using domain-wall-shift-write based racetrack memory," in DAC, 2014, pp. 196:1--196:6.

Digital Library

Google Scholar

[7]

R. Venkatesan, S. G. Ramasubramanian, S. Venkataramani, K. Roy, and A. Raghunathan, "Stag: Spintronic-tape architecture for gpgpu cache hierarchies," in ISCA, 2014, pp. 253--264.

Digital Library

Google Scholar

[8]

Y. Wang, H. Yu, D. Sylvester, and P. Kong, "Energy efficient in-memory aes encryption based on nonvolatile domain-wall nanowire," in DATE, 2014, pp. 183:1--183:4.

Digital Library

Google Scholar

[9]

S. Motaman, A. Iyengar, and S. Ghosh, "Synergistic circuit and system design for energy-efficient and robust domain wall caches," in ISLPED, 2014, pp. 195--200.

Digital Library

Google Scholar

[10]

R. Venkatesan, M. Sharad, K. Roy, and A. Raghunathan, "Dwm-tapestri - an energy efficient all-spin cache using domain wall shift based writes," in DATE, 2013, pp. 1825--1830.

Digital Library

Google Scholar

[11]

S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang, "Storage assignment to decrease code size," in ACM SIGPLAN Notices, vol. 30, no. 6, 1995, pp. 186--195.

Digital Library

Google Scholar

[12]

M. R. Garey and D. S. Johnson, Computers and intractability, 1979, vol. 174.

Digital Library

Google Scholar

[13]

M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in IEEE International Workshop on Workload Characterization, 2001, pp. 3--14.

Digital Library

Google Scholar

[14]

T. Austin, E. Larson, and D. Ernst, "Simplescalar: an infrastructure for computer system modeling," Computer, vol. 35, no. 2, pp. 59--67, Feb 2002.

Digital Library

Google Scholar

Cited By

View all

Hui PSha EZhuge QXu RWang HTakahashi A(2023)Optimizing Data Layout for Racetrack Memory in Embedded SystemsProceedings of the 28th Asia and South Pacific Design Automation Conference10.1145/3566097.3567854(110-115)Online publication date: 16-Jan-2023
https://dl.acm.org/doi/10.1145/3566097.3567854
Xu RSha EZhuge QSong YWang HShi L(2023)Optimizing Data Placement for Hybrid SRAM+Racetrack Memory SPM in Embedded SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.318554842:3(847-859)Online publication date: Mar-2023
https://doi.org/10.1109/TCAD.2022.3185548
Xu RSha EZhuge QShi LGu SHou YChen YZhirnov VSasan ASavidis I(2021)Relaxed PlacementProceedings of the 2021 Great Lakes Symposium on VLSI10.1145/3453688.3461513(129-134)Online publication date: 22-Jun-2021
https://dl.acm.org/doi/10.1145/3453688.3461513
Show More Cited By

Index Terms

Optimizing data placement for reducing shift operations on domain wall memories
1. Hardware

Recommendations

Relaxed Placement: Minimizing Shift Operations for Racetrack Memory in Hybrid SPM
GLSVLSI '21: Proceedings of the 2021 Great Lakes Symposium on VLSI

Racetrack memory (RM) has high access performance comparable to SRAM. It is a kind of non-volatile memory (NVM), which consists of data block clusters (DBCs) and access ports. However, data accessing on RM is based on shift operations, which will ...
ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0

Racetrack memories (RMs) have significantly evolved since their conception in 2008, making them a serious contender in the field of emerging memory technologies. Despite key technological advancements, the access latency and energy consumption of an RM-...
Generalized data placement strategies for racetrack memories
DATE '20: Proceedings of the 23rd Conference on Design, Automation and Test in Europe

Ultra-dense non-volatile racetrack memories (RTMs) have been investigated at various levels in the memory hierarchy for improved performance and reduced energy consumption. However, the innate shift operations in RTMs hinder their applicability to ...

Comments

Information & Contributors

Information

Published In

DAC '15: Proceedings of the 52nd Annual Design Automation Conference

June 2015

1204 pages

ISBN:9781450335201

DOI:10.1145/2744769

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 June 2015

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

National Natural Science Foundation of China
Chongqing High-Tech Research Program
National High Technology Research and Development Program of China (863 Program)

Conference

DAC '15

Sponsor:

SIGDA

DAC '15: The 52nd Annual Design Automation Conference 2015

June 7 - 11, 2015

California, San Francisco

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

19
Total Citations
View Citations
219
Total Downloads

Downloads (Last 12 months)6
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Hui PSha EZhuge QXu RWang HTakahashi A(2023)Optimizing Data Layout for Racetrack Memory in Embedded SystemsProceedings of the 28th Asia and South Pacific Design Automation Conference10.1145/3566097.3567854(110-115)Online publication date: 16-Jan-2023
https://dl.acm.org/doi/10.1145/3566097.3567854
Xu RSha EZhuge QSong YWang HShi L(2023)Optimizing Data Placement for Hybrid SRAM+Racetrack Memory SPM in Embedded SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.318554842:3(847-859)Online publication date: Mar-2023
https://doi.org/10.1109/TCAD.2022.3185548
Xu RSha EZhuge QShi LGu SHou YChen YZhirnov VSasan ASavidis I(2021)Relaxed PlacementProceedings of the 2021 Great Lakes Symposium on VLSI10.1145/3453688.3461513(129-134)Online publication date: 22-Jun-2021
https://dl.acm.org/doi/10.1145/3453688.3461513
Xu RSha EZhuge QShi LGu S(2020)Architectural Exploration on Racetrack Memories2020 IEEE 33rd International System-on-Chip Conference (SOCC)10.1109/SOCC49529.2020.9524792(31-36)Online publication date: 8-Sep-2020
https://doi.org/10.1109/SOCC49529.2020.9524792
Blasing RKhan AFilippou PGarg CHameed FCastrillon JParkin S(2020)Magnetic Racetrack Memory: From Physics to the Cusp of Applications Within a DecadeProceedings of the IEEE10.1109/JPROC.2020.2975719(1-19)Online publication date: 2020
https://doi.org/10.1109/JPROC.2020.2975719
Xu RSha EZhuge QGu SShi L(2020)Optimizing Data Placement for Hybrid SPM with SRAM and Racetrack Memory2020 IEEE 38th International Conference on Computer Design (ICCD)10.1109/ICCD50377.2020.00075(409-416)Online publication date: Oct-2020
https://doi.org/10.1109/ICCD50377.2020.00075
Aghaei Khouzani HYang CHomayoun HTaskin BMohsenin TZhao W(2019)Tuning Track-based NVM Caches for Low-Power IoT DevicesProceedings of the 2019 Great Lakes Symposium on VLSI10.1145/3299874.3319335(513-518)Online publication date: 13-May-2019
https://dl.acm.org/doi/10.1145/3299874.3319335
Zhang HWei BLu YShu J(2019)SIRM: Shift Insensitive Racetrack Main MemoryNetwork and Parallel Computing10.1007/978-3-030-30709-7_33(355-360)Online publication date: 23-Aug-2019
https://dl.acm.org/doi/10.1007/978-3-030-30709-7_33
Zhang HZhang CHu QYang CShu JShin Y(2018)Performance analysis on structure of racetrack memoryProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201700(367-374)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201700
Zhang HZhang CHu QYang CShu J(2018)Performance analysis on structure of racetrack memory2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297351(367-374)Online publication date: Jan-2018
https://doi.org/10.1109/ASPDAC.2018.8297351
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Relaxed Placement: Minimizing Shift Operations for Racetrack Memory in Hybrid SPM

ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0

Generalized data placement strategies for racetrack memories

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Funding Sources

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Relaxed Placement: Minimizing Shift Operations for Racetrack Memory in Hybrid SPM

ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0

Generalized data placement strategies for racetrack memories

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Funding Sources

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations