poster

On the energy and performance of commodity hardware transactional memory

Authors:

Nuno Diegues,

Paolo Romano,

Luís RodriguesAuthors Info & Claims

ACM SIGMETRICS Performance Evaluation Review, Volume 42, Issue 1

Pages 547 - 548

https://doi.org/10.1145/2637364.2592030

Published: 16 June 2014 Publication History

Get Access

Abstract

The advent of multi-core architectures has brought concurrent programming to the forefront of software development. In this context, Transactional Memory (TM) has gained increasing popularity as a simpler, attractive alternative to traditional lock-based synchronization. The recent integration of Hardware TM (HTM) in the last generation of Intel commodity processors turned TM into a mainstream technology, raising a number of questions on its future and that of concurrent programming.

To evaluate the potential impact of Intel's HTM, we conducted the largest study on TM to date, comparing different locking techniques, hardware and software TMs, as well as different combinations of these mechanisms, from the dual perspective of performance and power consumption. As a result we perform a workload characterization, to help programmers better exploit the currently available TM facilities, and identify important research directions.

References

[1]

N. Diegues and P. Romano. Time-warp: Lightweight abort minimization in transactional memory. In Proceedings of the 19th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP '14, pages 167--178, 2014.

Digital Library

Google Scholar

[2]

N. Diegues, P. Romano, and L. Rodrigues. The moment of truth: virtues and limitations of commodity Hardware Transactional Memory. Technical Report RT/29/2013, INESC-ID Lisboa, December 2013.

Google Scholar

[3]

R. M. Yoo, C. J. Hughes, K. Lai, and R. Rajwar. Performance evaluation of intel transactional synchronization extensions for high-performance computing. In Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis, SC '13, pages 1--19, 2013.

Digital Library

Google Scholar

Index Terms

On the energy and performance of commodity hardware transactional memory
1. Computing methodologies
  1. Concurrent computing methodologies
    1. Concurrent programming languages
2. Software and its engineering
  1. Software notations and tools
    1. General programming languages
      1. Language types
        Concurrent programming languages

Recommendations

On the energy and performance of commodity hardware transactional memory
SIGMETRICS '14: The 2014 ACM international conference on Measurement and modeling of computer systems

The advent of multi-core architectures has brought concurrent programming to the forefront of software development. In this context, Transactional Memory (TM) has gained increasing popularity as a simpler, attractive alternative to traditional lock-...
Unbounded page-based transactional memory
Proceedings of the 2006 ASPLOS Conference

Exploiting thread level parallelism is paramount in the multicore era. Transactions enable programmers to expose such parallelism by greatly simplifying the multi-threaded programming model. Virtualized transactions (unbounded in space and time) are ...
Revisiting phased transactional memory
ICS '17: Proceedings of the International Conference on Supercomputing

In recent years, Hybrid TM (HyTM) has been proposed as a transactional memory approach that leverages on the advantages of both hardware (HTM) and software (STM) execution modes. HyTM assumes that concurrent transactions can have very different phases ...

Comments

Information & Contributors

Information

Published In

ACM SIGMETRICS Performance Evaluation Review Volume 42, Issue 1

Performance evaluation review

June 2014

569 pages

ISSN:0163-5999

DOI:10.1145/2637364

Editors:
Derek Eager
University of Saskatchewan
,
Carey Williamson
University of Calgary

Issue’s Table of Contents

SIGMETRICS '14: The 2014 ACM international conference on Measurement and modeling of computer systems
June 2014
614 pages
ISBN:9781450327893
DOI:10.1145/2591971
General Chairs:
Sujay Sanghavi
The University of Texas at Austin
,
Sanjay Shakkottai
The University of Texas at Austin
,
Program Chairs:
Marc Lelarge
INRIA, France
,
Bianca Schroeder
University of Toronto

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 16 June 2014

Published in SIGMETRICS Volume 42, Issue 1

Check for updates

Author Tags

Qualifiers

Poster

Funding Sources

Fundação para a Ciência e a Tecnologia

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
106
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)1

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Index Terms

Recommendations

On the energy and performance of commodity hardware transactional memory

Unbounded page-based transactional memory

Revisiting phased transactional memory