Article

Free access

Low power high level synthesis by increasing data correlation

Authors:

Dongwan Shin,

Kiyoung ChoiAuthors Info & Claims

ISLPED '97: Proceedings of the 1997 international symposium on Low power electronics and design

Pages 62 - 67

https://doi.org/10.1145/263272.263284

Published: 01 August 1997 Publication History

PDF eReader

References

[1]

D. Gajski and N. Dutt, High-level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, 1992.

Digital Library

Google Scholar

[2]

G. D. Mieheli, Synthesis and Optimization of DigitaI Circuits. New York: McGraw Hill, Inc., 1994.

Digital Library

Google Scholar

[3]

A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digitial design," 1EEE J. of Solid- State Circuits, pp. 473-484, 1992.

Crossref

Google Scholar

[4]

A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen, "Opftmizing power using transformation," 1EEE Tr. on CAD/ICAS, pp. 12- 31, Jan. 1995.

Digital Library

Google Scholar

[5]

L. Goodby, A. Orailoglue, and P. M. Chau, "Microarehiteetural synthesis of performance-constrained, lowpower VLSI designs;' in Prec. of Int'l Conf. on Computer Design, pp. 323--326, Oct. 1994.

Digital Library

Google Scholar

[6]

A. Raghunathan and N. K. Jha, "Behavioral synthesis for low power," inProc, of Int'l Conf. on Computer Design, pp. 318--322, Oct. 1994.

Digital Library

Google Scholar

[7]

E. Musoll and J. Cortadella, "Scheduling and resource binding for low power," in Prec. of lnt 7 Syrup, on System Synthesis, pp. 104-109, Apr. 1995.

Digital Library

Google Scholar

[8]

R. Mehra, L. M. Guerra, and J. Rabaey, "Low power architectural synthesis and the impact of exploiting locality,' Journal of FLSI Signal Processing, 1996.

Digital Library

Google Scholar

[9]

M. B. Srivastava, A. P. Chandrakasan, and R. W. Brodersen, "Predictive system shutdown and other architectural techniques for energy efficient programmable computation,' IEEE Tn on FLSI Systems, pp. 42-55, Mar. 1996.

Digital Library

Google Scholar

[10]

A. Abnous and L M. Rabaey, "Ultra-low-power domain-specific multimedia processors,' in Prec. of 1EEE VLSI Signal Processing Workshop, Oct. 1996.

Google Scholar

[11]

P. Landman and J. Rabaey, '~krehiteetural power analysis: the dual bit type method;' 1EEE Tr. on FLSI Systems, pp. 173-187, June 1995.

Digital Library

Google Scholar

[12]

J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, "Fast prototyping of datapath-intensive architectures,' 1EEE Design and Test of Computers, pp. 40--51, June 1991.

Digital Library

Google Scholar

Cited By

View all

Cheng WCheng CHuang S(2016)Reliability-driven high-level synthesis with clock frequency considered2016 11th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)10.1109/IMPACT.2016.7800034(397-400)Online publication date: Oct-2016
https://doi.org/10.1109/IMPACT.2016.7800034
Del Barrio AMemik SMolina MMendias JHermida R(2011)A Distributed Controller for Managing Speculative Functional Units in High Level SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.208956530:3(350-363)Online publication date: Mar-2011
https://doi.org/10.1109/TCAD.2010.2089565
Del Barrio AMolina MMendias JHermida RMemik SDe Micheli GAl-Hashimi BMueller WMacii E(2010)Using speculative functional units in high level synthesisProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871355(1779-1784)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871355
Show More Cited By

Low power high level synthesis by increasing data correlation
1. Hardware

Recommendations

Interconnect-aware low-power high-level synthesis

Interconnects (wires, buffers, clock distribution networks, multiplexers, and busses) consume a significant fraction of total circuit power. In this paper, we demonstrate the importance of optimizing on-chip interconnects for power during high-level ...
Increasing hardware data prefetching performance using the second-level cache

Techniques to reduce or tolerate large memory latencies are critical for achieving high processor performance. Hardware data prefetching is one of the most heavily studied solutions, but it is essentially applied to first-level caches where it can ...
Interconnect-aware high-level synthesis for low power
ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design

Interconnects (wires, buffers, clock distribution networks, multiplexers and busses) consume a significant fraction of total circuit power. In this work, we demonstrate the importance of optimizing on-chip interconnects for power during high-level ...

Comments

Information & Contributors

Information

Published In

ISLPED '97: Proceedings of the 1997 international symposium on Low power electronics and design

August 1997

335 pages

ISBN:0897919033

DOI:10.1145/263272

Chairmen:
Brock Barton
Texas Instruments
,
Massoud Pedram
USC
,
Anantha Chandrakasan
Massachusettes Institute of Technology
,
Sayfe Kiaei
Oregon State Univ., Corvallis

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 1997

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISLPED97

Sponsor:

SIGDA
IEEE-CAS

ISLPED97: 1997 International Symposium on Low Power Electronics and Design

August 18 - 20, 1997

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
228
Total Downloads

Downloads (Last 12 months)35
Downloads (Last 6 weeks)5

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Cheng WCheng CHuang S(2016)Reliability-driven high-level synthesis with clock frequency considered2016 11th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)10.1109/IMPACT.2016.7800034(397-400)Online publication date: Oct-2016
https://doi.org/10.1109/IMPACT.2016.7800034
Del Barrio AMemik SMolina MMendias JHermida R(2011)A Distributed Controller for Managing Speculative Functional Units in High Level SynthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.208956530:3(350-363)Online publication date: Mar-2011
https://doi.org/10.1109/TCAD.2010.2089565
Del Barrio AMolina MMendias JHermida RMemik SDe Micheli GAl-Hashimi BMueller WMacii E(2010)Using speculative functional units in high level synthesisProceedings of the Conference on Design, Automation and Test in Europe10.5555/1870926.1871355(1779-1784)Online publication date: 8-Mar-2010
https://dl.acm.org/doi/10.5555/1870926.1871355
Del Barrio AMolina MMendias JHermida RMemik S(2010)Using Speculative Functional Units in high level synthesis2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)10.1109/DATE.2010.5457102(1779-1784)Online publication date: Mar-2010
https://doi.org/10.1109/DATE.2010.5457102
Yen WHuang SCheng C(2007)Simultaneous operation scheduling and operation delay selection to minimize cycle-by-cycle power differentialProceedings of the 2007 conference on Emerging direction in embedded and ubiquitous computing10.5555/1780828.1780893(638-647)Online publication date: 17-Dec-2007
https://dl.acm.org/doi/10.5555/1780828.1780893
Cheng LXu JGu G(2007)A New ILP Based Approach to Schedule and Bind Simultaneously2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics10.1109/CADCG.2007.4407903(327-331)Online publication date: Oct-2007
https://doi.org/10.1109/CADCG.2007.4407903
Yen WHuang SCheng C(2007)Simultaneous Operation Scheduling and Operation Delay Selection to Minimize Cycle-by-Cycle Power DifferentialEmerging Directions in Embedded and Ubiquitous Computing10.1007/978-3-540-77090-9_59(638-647)Online publication date: 2007
https://doi.org/10.1007/978-3-540-77090-9_59
Molina MSautua RMendías JHermida R(2003)Bit-Level Allocation for Low Power in Behavioural High-Level SynthesisIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation10.1007/978-3-540-39762-5_68(617-627)Online publication date: 2003
https://doi.org/10.1007/978-3-540-39762-5_68
Masselos KTheoharis SMerakos PStouraitis TGoutis C(2002)Memory accesses reordering for interconnect power reduction in sum-of-products computationsIEEE Transactions on Signal Processing10.1109/TSP.2002.80406050:11(2889-2899)Online publication date: 1-Nov-2002
https://dl.acm.org/doi/10.1109/TSP.2002.804060
Henning RChakrabarti C(2002)An approach to switching activity consideration during high-level, low-power design space explorationIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing10.1109/TCSII.2002.80120949:5(339-351)Online publication date: May-2002
https://doi.org/10.1109/TCSII.2002.801209
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Interconnect-aware low-power high-level synthesis

Increasing hardware data prefetching performance using the second-level cache

Interconnect-aware high-level synthesis for low power