research-article

A framework for design space exploration and performance analysis of networked embedded systems

Authors:

Davide Quaglia,

Hector Posadash,

Eugenio VillarAuthors Info & Claims

RAPIDO '14: Proceedings of the 6th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools

Article No.: 2, Pages 1 - 8

https://doi.org/10.1145/2555486.2555488

Published: 22 January 2014 Publication History

Abstract

The design of the network in distributed embedded systems often necessitates the analysis of its HW/SW tradeoffs along with network tradeoffs. To do so, a framework is presented to perform joint exploration of both HW/SW and network (NW) design spaces. In the proposed approach, UML+Profiles are used to model the whole system and SystemC code generation mechanism is exploited to validate it. SystemC-based HW/SW and NW simulators are integrated and used to simulate the overall system model. Design tradeoffs of HW/SW and NW are characterized to define the overall joint design space. In order to validate the proposed framework, an example of automotive application is used to explore several performance metrics and show how the framework is able to find the optimal set of design parameters.

References

[1]

P. J. Ashenden. The Designer's Guide to VHDL. Morgan Kaufmann, 2001.

Digital Library

[2]

O. Azizi, A. Mahesri, J. Stevenson, S. Patel, and M. Horowitz. An integrated framework for joint design space exploration of microarchitecture and circuits. In Design, Automation Test in Europe Conference Exhibition (DATE), pages 250--255, 2010.

Digital Library

[3]

SystemC Network Simulation Library -- version 2, 2013. URL: http://sourceforge.net/projects/scnsl.

[4]

E. Ebeid, F. Fummi, and D. Quaglia. Communication Alternatives Exploration in Model-Driven Design of Networked Embedded Systems. In 14th International Workshop on Microprocessor Test and Verification (MTV), 2013.

[5]

E. Ebeid, F. Fummi, D. Quaglia, and F. Stefanni. Refinement of UML/MARTE Models for the Design of Networked Embedded Systems. In Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pages 1072--1077, 2012.

Digital Library

[6]

E. Ebeid, D. Quaglia, and F. Fummi. UML-based Modeling and Simulation of Environmental Effects in Networked Embedded Systems. In 16th Euromicro Conference on Digital System Design (DSD), 2013.

Digital Library

[7]

EDALAB. HIFSuite: Tools and APIs for HDL Code Conversion and Manipulation-- version 2012.12, 2012. http://www.hifsuite.com/.

[8]

F. Herrera, H. Posadas, P. Peñil, E. Villar, F. Ferrero, and R. Valencia. A MDD Methodology for Specification of Embedded Systems and Automatic Generation of Fast Configurable and Executable Performance Models. In Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '12, pages 529--538. ACM, 2012.

Digital Library

[9]

IEEE Standards Association. Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language. IEC 62530:2007 (E), IEEE Std 1800-2007, pages 1--668, 2007.

[10]

G. Mariani, A. Brankovic, G. Palermo, J. Jovic, V. Zaccaria, and C. Silvano. A correlation-based design space exploration methodology for multi-processor systems-on-chip. In 47th ACM/IEEE Design Automation Conference (DAC), pages 120--125, 2010.

Digital Library

[11]

H. Muhr, R. Holler, and M. Horauer. A Heterogeneous Hardware-Software Co-Simulation Environment Using User Mode Linux and Clock Suppression. In Proc. of the International Conference on Mechatronic and Embedded Systems and Applications, 2006.

[12]

ns-3 project. NS-3. NS-3 Manuals. URL: http://www.nsnam.org/.

[13]

Object Management Group. Acceleo. URL: http://www.eclipse.org/acceleo/.

[14]

Object Management Group. A UML Profile for MARTE (version 1.1). In OMG document number: formal/2011-06-02, June 2011. URL: http://www.omgmarte.org.

[15]

OPNET Technologies, Inc. OPNET. OPNET Manuals. URL: http://www.opnet.com.

[16]

OSCI and IEEE. IEEE Std 1666 - 2005 IEEE Standard SystemC Language Reference Manual. IEEE Std 1666-2005, pages 1--423, 2006.

[17]

D. Quaglia, R. Muradore, R. Bragantini, and P. Fiorini. A systemc/matlab co-simulation tool for networked control systems. Simulation Modelling Practice and Theory, 23(0):71--86, 2012.

[18]

Sébastien Gérard et al. Papyrus UML. URL: http://www.papyrusuml.org.

[19]

C. Silvano, W. Fornaciari, G. Palermo, V. Zaccaria, F. Castro, M. Martinez, S. Bocchio, R. Zafalon, P. Avasare, G. Vanmeerbeeck, C. Ykman-Couvreur, M. Wouters, C. Kavka, L. Onesti, A. Turco, U. Bondi, G. Mariani, H. Posadas, E. Villar, C. Wu, F. Dongrui, and Z. Hao. The multicube design flow. In C. Silvano, W. Fornaciari, and E. Villar, editors, Multiobjective Design Space Exploration of Multiprocessor SoC Architectures, pages 3--17. Springer New York, 2011.

[20]

N. Trcka, M. Hendriks, T. Basten, M. Geilen, and L. Somers. Integrated model-driven design-space exploration for embedded systems. In International Conference on Embedded Computer Systems (SAMOS), pages 339--346, 2011.

[21]

Varga, A. OMNET++. OMNET++. OMNET++ Manuals. URL: http://www.omnetpp.org.

Cited By

Förster BHinze TLangendorfer P(2024)Topology- and Resource-Based Distribution Scheme for Collaborative Security-Focused Design Space Exploration in Large-Scale Static WSNs2024 34th International Telecommunication Networks and Applications Conference (ITNAC)10.1109/ITNAC62915.2024.10815368(1-6)Online publication date: 27-Nov-2024
https://doi.org/10.1109/ITNAC62915.2024.10815368
Peñil PDíaz APosadas HMedina JSánchez P(2017)High-Level Design of Wireless Sensor Networks for Performance Optimization Under Security HazardsACM Transactions on Sensor Networks10.1145/307835913:3(1-37)Online publication date: 1-Aug-2017
https://dl.acm.org/doi/10.1145/3078359

Index Terms

A framework for design space exploration and performance analysis of networked embedded systems

Recommendations

SystemC-based HW/SW co-simulation platform for system-on-chip (SoC) design space exploration

The development of digital designs today is much more complex than before, as they now impose more severe demands and require greater number of functionalities to be conceived. The current approach, based on the register transfer level (RTL) design ...
SystemC-based electronic system-level design space exploration environment for dedicated heterogeneous multi-processor systems
Abstract
This work faces the problem of the Electronic System-Level (ESL) HW/SW co-design of dedicated electronic digital systems based on heterogeneous multi-processor architectures. In particular, the work presents a prototype SystemC-based ...
An Integrated Exploration and Virtual Platform Framework for Many-Accelerator Heterogeneous Systems

The recent advent of many-accelerator systems-on-chip (SoC), driven by the need for maximizing throughput and power efficiency, has led to an exponential increase in the hardware/software co-design complexity. The reason of this increase is that the ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

RAPIDO '14: Proceedings of the 6th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools

January 2014

43 pages

ISBN:9781450324717

DOI:10.1145/2555486

Conference Chairs:
Daniel Gracia Pérez
Thales Research & Technology, France
,
Morteza Biglari Abhari
The University of Auckland, New Zealand
,
Daniel Chillet
Université de Rennes 1, France
,
Gianluca Palermo
Politecnico di Milano, Italy

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

HiPEAC: HiPEAC Network of Excellence

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 January 2014

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Seventh Framework Programme

Conference

RAPIDO '14

Sponsor:

HiPEAC

RAPIDO '14: Rapid Simulation and Performance Evaluation: Methods and Tools

January 22, 2014

Vienna, Austria

Acceptance Rates

Overall Acceptance Rate 14 of 28 submissions, 50%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
166
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)1

Reflects downloads up to 15 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Förster BHinze TLangendorfer P(2024)Topology- and Resource-Based Distribution Scheme for Collaborative Security-Focused Design Space Exploration in Large-Scale Static WSNs2024 34th International Telecommunication Networks and Applications Conference (ITNAC)10.1109/ITNAC62915.2024.10815368(1-6)Online publication date: 27-Nov-2024
https://doi.org/10.1109/ITNAC62915.2024.10815368
Peñil PDíaz APosadas HMedina JSánchez P(2017)High-Level Design of Wireless Sensor Networks for Performance Optimization Under Security HazardsACM Transactions on Sensor Networks10.1145/307835913:3(1-37)Online publication date: 1-Aug-2017
https://dl.acm.org/doi/10.1145/3078359

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents