Article

Free access

Evaluation of design alternatives for a multiprocessor microprocessor

Authors:

Basem A. Nayfeh,

Kunle OlukotunAuthors Info & Claims

ISCA '96: Proceedings of the 23rd annual international symposium on Computer architecture

Pages 67 - 77

https://doi.org/10.1145/232973.232982

Published: 01 May 1996 Publication History

Abstract

In the future, advanced integrated circuit processing and packaging technology will allow for several design options for multiprocessor microprocessors. In this paper we consider three architectures: shared-primary cache, shared-secondary cache, and shared-memory. We evaluate these three architectures using a complete system simulation environment which models the CPU, memory hierarchy and I/O devices in sufficient detail to boot and run a commercial operating system. Within our simulation environment, we measure performance using representative hand and compiler generated parallel applications, and a multiprogramming workload. Our results show that when applications exhibit fine-grained sharing, both shared-primary and shared-secondary architectures perform similarly when the full costs of sharing the primary cache are included.

References

[1]

S.P. Amarasinghe, J. M. Anderson, M. S. Lam, and C.-W. Tseng, "An overview of the SUIF compiler for scalable parallel machines," Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Compiler, San Francisco, 1995.

[2]

S. Amarasinghe et.al., "Hot compilers for future hot chips," presented at Hot Chips VII, Stanford, CA, 1995.

[3]

J. Archibald and J. Baer "Cache coherence protocols: Evaluation using a multiprocessor simulation model," ACM Trans. on Computer Systems, Vol 4, no 4, pp. 273- 298.

Digital Library

[4]

J. Bennett and M. Fly-an, "Performance factors for superscalar processors," Technical report CSL-TR-95-661, Computer Systems Laboratory, Stanford University, February 1995.

Digital Library

[5]

Z. Cvetanovic and D. Bhandarkar, "Characterization of Alpha AXP performance using TP and SPEC workloads", Proc. 21st Annual Int. Symp. Computer Architecture, Chicago, pp. 60-69, 1994.

Digital Library

[6]

DECchip 21064A Hardware Reference Manual, Digital Equipment Corporation, Maynard, Massachusetts, 1994.

[7]

D. Fenwick, D. Foley, W. Gist, S. VanDoren, and D. Wissell, "The AlphaServer 8000 Series: high-end server platform development," Digital Technical Journal, vol. 7, pp. 43- 65, 1995.

Digital Library

[8]

M. FiUo, S. W. Keckler, W. j. Dally, N. P. Carter, A. Chang, Y. Gurevich, and W. S. Lee, "The M-Machine multicomputer," Proc. 28th Annual IEEE/A CM International Symp. on Microarchitecture, December 1995.

Digital Library

[9]

M. Galles, "The Challenge Interconnect: Design of a 1.2 GB/ s coherent mulfiprocessor bus," in Hot Interconnects, Stanford, CA, pp. 1.1.1-1.1.7, 1993

[10]

J. Goodman, "Cache Memories and Mulfiprocessors-- Tutorial Notes," in Third Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS), Boston, MA, 1989.

[11]

J.L. Hennessy and D. A. Patterson, Computer Architecture A Quantitative Approach, 2nd ed, Morgan Kaufman Publishers, Inc., San Mateo, California, 1996.

Digital Library

[12]

P. Lacroute, "Real-time volume rendering on shared memory multiprocessors using the shear-warp factorization," 1995 Parallel Rendering Symposium,1995.

Digital Library

[13]

D. Kroft, "Loekup-free instruction fetch/prefetch cache organization," in Proc. 8th Annual Int. Symp. Computer Arehitocturo, pp. 81-87, 1981.

Digital Library

[14]

J. McDonald and D. Baganoff, "Vectorization of a particle simulation method for hypersonic rarefied flow," AIAA Thermodynamics, Plasma dynamics and Lasers

[15]

B.A. Nayfeh and K. Olukotun, "Exploring the Design Space for a Shared-Cache Multiprocessor," 21st Annual Int. Symp. Computer Architecture, Chicago, pp. 166-175 1994.

Digital Library

[16]

B.A. Nayfeh, K. Olukotun and J. P. Singh, "The Impact of Shared-Cache Clustering in Small-Scale Shared-Memory Mulfiprocessors",Proceedings of the Second Annual Symposium on High-Performance Computer Architecture, San Jose, CA. February 1996.

Digital Library

[17]

K. Olukotun, J. Bergmatm, and K. Chang, "Rationale and Design of the Hydra Multiprocessor," Computer Systems Laboratory Technical Report CSL-TR-94-645, Stanford University, 1994.

Digital Library

[18]

J. Ousterhout, "Why aren't operating systems getting faster as fast as hardware?," Summer 1990 USENIX Conference, pp. 247-256, June 1990.

[19]

R10000 Users Manual, version 1.0, Silicon Graphics International. 1995.

[20]

M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta, "The SimOS approach," IEEE Parallel and Distributed Technology, vol. 4, no. 3, 1995.

[21]

M. Rosenblum, E. Bugnion, S. Herrod, E. Witehel, and A. Gupta, "The impact of architectural trends on operating system performance," Proc. 15th A CM symposium on Operating Systems Principles, Colorado, 1995.

Digital Library

[22]

J.P. Singh, W.-D. Weber and A. Gupta, "SPLASH: Stanford Parallel Applications for Shared-Memory", Computer Architecture News, 20(1 ):5-44, March 1992.

Digital Library

[23]

G. Sohi, S. Breach, and T. Vijaykumar, "Multiscalar Processors," 22nd Annual Int. Symp. Computer Architecture, Santa Margherita, Italy, June 1995.

Digital Library

[24]

D. Tullsen, S. Eggers, and H. Levy, "Simultaneous multithreading: maximizing on-chip parallelism," 22nd Annual Int. Syrup. Computer Architecture, Santa Margherita, Italy, 1995.

Digital Library

[25]

E. Witehel and M. Rosenblum, "Embra: fast and flexible machine simulation," A CM SIGMETRICS '96 Conference on Measurement and Modeling of Computer Systems, Philadelphia, 1996.

Digital Library

[26]

S.C. Woo, M. Ohara, E. Torrie, J.P. Singh and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations", 22nd Annual Int. Syrup. Computer Architecture, Santa Margherita, Italy, June 1995.

Digital Library

[27]

SPEC, "SPEC Benchmark Suite Release 2.0," System Performance Evaluation Cooperative, 1992.

Cited By

Olukotun KHammond LLaudon JOlukotun KHammond LLaudon J(2022)Improving Latency AutomaticallyChip Multiprocessor Architecture10.1007/978-3-031-01720-9_3(61-101)Online publication date: 5-Mar-2022
https://doi.org/10.1007/978-3-031-01720-9_3
Olukotun KHammond LLaudon JOlukotun KHammond LLaudon J(2022)The Case for CMPsChip Multiprocessor Architecture10.1007/978-3-031-01720-9_1(1-19)Online publication date: 5-Mar-2022
https://doi.org/10.1007/978-3-031-01720-9_1
Garvin MNeary MDesjardins M(2019)State Case Study of Computing Education GovernanceACM Transactions on Computing Education10.1145/332049119:4(1-21)Online publication date: 16-Jul-2019
https://dl.acm.org/doi/10.1145/3320491
Show More Cited By

Index Terms

Evaluation of design alternatives for a multiprocessor microprocessor

Recommendations

Evaluation of design alternatives for a multiprocessor microprocessor
Special Issue: Proceedings of the 23rd annual international symposium on Computer architecture (ISCA '96)

In the future, advanced integrated circuit processing and packaging technology will allow for several design options for multiprocessor microprocessors. In this paper we consider three architectures: shared-primary cache, shared-secondary cache, and ...
Stack Evaluation of Arbitrary Set-Associative Multiprocessor Caches

We propose a simple solution to the problem of efficient stack evaluation of LRU multiprocessor cache memories with arbitrary set-associative mapping. It is an extension of the existing stack evaluation techniques for all set-associative LRU ...
Multiprocessor cache design considerations
ISCA '87: Proceedings of the 14th annual international symposium on Computer architecture

In this paper, cache design is explored for large high-performance multiprocessors with hundreds or thousands of processors and memory modules interconnected by a pipe-lined multi-stage network. The majority of the multiprocessor cache studies in the ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '96: Proceedings of the 23rd annual international symposium on Computer architecture

May 1996

318 pages

ISBN:0897917863

DOI:10.1145/232973

Chairman:
Jean-Loup Baer
Univ. of Washington, Seattle

ACM SIGARCH Computer Architecture News Volume 24, Issue 2
Special Issue: Proceedings of the 23rd annual international symposium on Computer architecture (ISCA '96)
May 1996
303 pages
ISSN:0163-5964
DOI:10.1145/232974
Chairman:
Jean-Loup Baer
Univ. of Washington, Seattle
Issue’s Table of Contents

Copyright © 1996 Authors.

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS\TCCA: TC on Computer Arhitecture

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 1996

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA96

Sponsor:

SIGARCH
IEEE-CS\TCCA

ISCA96: International Conference on Computer Architecture

May 22 - 24, 1996

Pennsylvania, Philadelphia, USA

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

88
Total Citations
View Citations
874
Total Downloads

Downloads (Last 12 months)77
Downloads (Last 6 weeks)31

Reflects downloads up to 14 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Olukotun KHammond LLaudon JOlukotun KHammond LLaudon J(2022)Improving Latency AutomaticallyChip Multiprocessor Architecture10.1007/978-3-031-01720-9_3(61-101)Online publication date: 5-Mar-2022
https://doi.org/10.1007/978-3-031-01720-9_3
Olukotun KHammond LLaudon JOlukotun KHammond LLaudon J(2022)The Case for CMPsChip Multiprocessor Architecture10.1007/978-3-031-01720-9_1(1-19)Online publication date: 5-Mar-2022
https://doi.org/10.1007/978-3-031-01720-9_1
Garvin MNeary MDesjardins M(2019)State Case Study of Computing Education GovernanceACM Transactions on Computing Education10.1145/332049119:4(1-21)Online publication date: 16-Jul-2019
https://dl.acm.org/doi/10.1145/3320491
Zhang WFan RWen YLiu F(2017)Energy-Efficient Mobile Video StreamingACM Transactions on Intelligent Systems and Technology10.1145/31023019:1(1-16)Online publication date: 21-Aug-2017
https://dl.acm.org/doi/10.1145/3102301
Rozado DNiu JLochner M(2017)Fast Human-Computer Interaction by Combining Gaze Pointing and Face GesturesACM Transactions on Accessible Computing10.1145/307530110:3(1-18)Online publication date: 11-Aug-2017
https://dl.acm.org/doi/10.1145/3075301
Yeh LTsaur WHuang H(2017)Secure IoT-Based, Incentive-Aware Emergency Personnel Dispatching Scheme with Weighted Fine-Grained Access ControlACM Transactions on Intelligent Systems and Technology10.1145/30637169:1(1-23)Online publication date: 13-Sep-2017
https://dl.acm.org/doi/10.1145/3063716
Huh JKim CShafi HZhang LBurger DKeckler S(2014)A NUCA substrate for flexible CMP cache sharingACM International Conference on Supercomputing 25th Anniversary Volume10.1145/2591635.2667186(380-389)Online publication date: 10-Jun-2014
https://dl.acm.org/doi/10.1145/2591635.2667186
Crowley PFluczynski MBaer JBershad B(2014)Characterizing processor architectures for programmable network interfacesACM International Conference on Supercomputing 25th Anniversary Volume10.1145/2591635.2667178(287-298)Online publication date: 10-Jun-2014
https://dl.acm.org/doi/10.1145/2591635.2667178
Junior JHexsel R(2011)A minimalist cache coherent MPSoC designed for FPGAsInternational Journal of High Performance Systems Architecture10.1504/IJHPSA.2011.0404603:2/3(67-76)Online publication date: 1-May-2011
https://dl.acm.org/doi/10.1504/IJHPSA.2011.040460
Chang JHerrero ECanal RSohi G(2011)Cooperative Caching for Chip MultiprocessorsCooperative Networking10.1002/9781119973584.ch13(217-275)Online publication date: 13-Jul-2011
https://doi.org/10.1002/9781119973584.ch13
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents