A CSIC implementation with POCSAG decoder and microcontroller for paging applications
Abstract
Index Terms
- A CSIC implementation with POCSAG decoder and microcontroller for paging applications
Recommendations
A Flexible LDPC/Turbo Decoder Architecture
Low-density parity-check (LDPC) codes and convolutional Turbo codes are two of the most powerful error correcting codes that are widely used in modern communication systems. In a multi-mode baseband receiver, both LDPC and Turbo decoders may be ...
FPGA implementation of Viterbi decoder
EHAC'07: Proceedings of the 6th WSEAS International Conference on Electronics, Hardware, Wireless and Optical CommunicationsConvolutional encoding with Viterbi decoding is a powerful method for forward error correction. It has been widely deployed in many wireless communication systems to improve the limited capacity of the communication channels. The Viterbi algorithm, ...
Design and implementation of turbo decoder for TETRA release 2 - TEDS
ICHIT'11: Proceedings of the 5th international conference on Convergence and hybrid information technologyTerrestrial Trunked Radio (TETRA) is a digital trunked mobile radio standard developed by the European Telecommunications Standards Institute (ETSI). Especially, TEDS (TETRA Enhanced Data Services), part of TETRA Release 2, supports different channel ...
Comments
Information & Contributors
Information
Published In
Sponsors
- IFIP WG 10.2: IFIP WG 10.2
- IFIP WG 10.5: IFIP WG 10.5
- ISPJ: ISPJ
- IEICE: Inst of Electronics, Info & Communication Engineers
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Article
Conference
- IFIP WG 10.2
- IFIP WG 10.5
- ISPJ
- IEICE
- SIGDA
- IEEE-CAS
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0