skip to main content
10.1145/217474.217513acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

Tool integration and construction using generated graph-based design representations

Published: 01 January 1995 Publication History
First page of PDF

References

[1]
"Design Representation Programming Interface: Electrical Connectivity", Version 1.3.0-050694, CAD Framework Initiative, Inc., Austin, USA, 1994
[2]
A.C.H. Wu, T.S. Hadley, D.D. Gajski, "An efficient multi-view design model for real-time interactive synthesis", Proc. of ICCAD, 1992, pp. 328-331
[3]
R.P. Ang, N.D. Dutt, "Equivalent design representations and transformations for interactive scheduling", Proc. of ICCAD, 1992, pp. 332-335
[4]
R. Camposano, R. M. Tabet, "Design representation for the synthesis of behavioural VHDL models", in: Darringer, Rammig, Computer Hardware Description Languages and their Applications, 1990, pp. 49- 58
[5]
M.R.K. Patel, "A design representation for high level synthesis", Proc. of EDAC, 1990, pp. 374-379
[6]
R.L. Blackburn, D.E. Thomas, P.M. Koenig, "CORAL II: Linking behavior and structure in an IC design system", Proc. of the 25th Design Automation Conference, 1988, pp. 529-535
[7]
M.N. Sim, P.M. Dewilde, "An object-oriented persistent database interface for CAD", Proc. of EDAC, 1990, pp. 363-367
[8]
W. Heijenga, U. Jasnoch, E. Radeke, "DaDaMo - A conceptual data model for electronic design applications", Proc. ofEDAC, 1992, pp. 394- 398
[9]
O. Schettler, A. Bredenfeld, "BEPPO: A data model for design representation", Proc. of Euro-DAC, September 1993, pp. 378-382
[10]
N. Filer, M. Brown, Z. Moosa, "Integrating CAD tools into a framework using a flexible and adaptable procedural interface", Proc. of Euro-DAC, September 1994, pp. 200-205
[11]
J. Soukup, "Organized C: A unified method of handling data in CAD algorithms and databases", Proc. of the 27th Design Automation Conference, 1990, pp. 425-430
[12]
M.E.S. Loomis, "The ODMG object model", Journal on Object- Oriented Programming, June 1993, pp. 64-69
[13]
J.K. Ousterhout, "Tcl and the Tk toolkit", Addison-Wesley Publishing Company, Reading, MA, 1994
[14]
D.E. Thomas, P. Moorby, "The Verilog hardware description language", Kluwer Academic Publishers, 1991
[15]
W. Meyer, R. Camposano, "Fast hierarchical multi-level fault simulation of sequential circuits with switch-level accuracy", Proc. of 3Oth Design Automation Conference, 1993, pp. 515-519
[16]
F. Brglez, H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran", in Proc. of the International Symposium on Circuits and Systems, Special Session on ATPG and Fault-Simulation, June 1985
[17]
F. Brglez, et al., "Combinational profiles of sequential benchmark circuits", in Proc. of the International Symposium on Circuits and Systems, Portland, Oregon, May 9-11, 1989

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '95: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
January 1995
760 pages
ISBN:0897917251
DOI:10.1145/217474
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1995

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Conference

DAC95
Sponsor:
DAC95: The 32nd Design Automation Conference
June 12 - 16, 1995
California, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)19
  • Downloads (Last 6 weeks)1
Reflects downloads up to 06 Nov 2024

Other Metrics

Citations

Cited By

View all

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media