research-article

Optimal task allocation on non-volatile memory based hybrid main memory

Authors:

Chun Jason Xue,

Enhong ChenAuthors Info & Claims

RACS '11: Proceedings of the 2011 ACM Symposium on Research in Applied Computation

Pages 1 - 6

https://doi.org/10.1145/2103380.2103382

Published: 02 November 2011 Publication History

Abstract

This paper targets task allocation problem on hybrid main memory composed of non-volatile memory (NVM) and DRAM. Compared to the conventional memory technology DRAM, the emerging NVM has excellent energy performance due to the ultra low leakage power. However, most types of NVMs come with the disadvantages of much shorter write endurance and longer write latency as opposed to DRAM. This paper explores task allocation problems on hybrid memory which consists of energy-efficient NVM and write-endurable DRAM. The objectives of the task allocation include minimizing the energy consumption, extending the lifetime and minimizing the size. The contributions of this work are twofold. First, we design Integer Linear Programming (ILP) formulations that can solve different objectives optimally. Then, we propose three effective polynomial time heuristic algorithms. All the ILP formulations and the proposed heuristics are executed to optimize multiple objectives offline. Experiments show that compared to the optimal solutions generated by the ILP formulations, the proposed heuristics can produce near-optimal results.

References

[1]

Luiz André Barroso, Urs Hölzle, "The case for energy-proportional computing", Computer, 40(12): 33--37, 2007.

Digital Library

[2]

Adam L. Buchsbaum, Howard Karloff, Claire Kenyon, "OPT versus LOAD in dynamic storage allocation", in the 35th Annual ACM Symposium on Theory of Computing, pp. 556--564, 2003.

Digital Library

[3]

Geoffrey W. Burr et al., "Phase change memory technology", Journal of Vacuum Science & Technology B, 28(2): 223--262, 2010.

[4]

CACTI. http://quid.hpl.hp.com:9081/cacti/.

[5]

Gaurav Dhiman, Raid Ayoub, Tajana Rosing, "PDRAM: A hybrid PRAM and DRAM main memory system". in the 46th Design Automation Conference, pp. 664--469, 2009.

Digital Library

[6]

Xiangyu Dong, Norman P. Jouppi, Yuan Xie, "PCRAMsim: system-level performance, energy, and area modeling for phase-change RAM", in Proceedings of the 2009 International Conference on Computer-Aided Design, pp. 269--275, 2009.

Digital Library

[7]

M. R. Garey, D. S. John, "Computers and intractability-A guide to the theory of NP-Completeness", Freeman, 1979.

Digital Library

[8]

M. Hosomi et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram", in IEEE International Electron Devices Meeting, pp. 459--462, 2005.

[9]

J. Hu, C. Xue, W.-C. Tseng, Y. He, M. Qiu, E. H.-M. Sha, "Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", in Proceedings of the 47th Design Automation Conference, pp. 350--355, 2010.

Digital Library

[10]

J. Hu, C. Xue, Q. Zhuge, W.-C. Tseng, E. H.-M. Sha, "Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory", Design, Automation and Test in Europe, pp. 746--751, 2011.

[11]

Y. Huang, T. Liu, C. Xue, "Register allocation for write activity minimization on non-volatile main memory", in the 16th Asia and South Pacific Design Automation Conference, pp. 129--134, 2011.

Digital Library

[12]

J. Li, C. Xue, Y. Xu, "STT-RAM based energy efficiency hybrid cache for CMPs", in the 19th IEEE/IFIP VLSI System on Chip Conference, 2011.

[13]

Lingo. http://www.lindo.com/index.php?option=com_content&view=article&id=2&Itemid=10.

[14]

T. Liu, C. Xue, Y. Zhao, M. Li, "Power-ware variable partitioning for DSPs with hybrid PRAM and DRAM main memory", in the 48th Design Automation Conference, 2011.

Digital Library

[15]

Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, Jude A. Rivers, "Scalable high performance main memory system using phase-change memory technology", in the 36th International Symposium on Computer Architecture, pp. 24--33, 2009.

Digital Library

[16]

Raoux S. et al., "Phase-change random access memory: A scalable technology", IBM Journal of Research and Development, Vol. 52, Issue 4.5, pp. 465--479, 2008.

Digital Library

[17]

L. Shi, C. Xue, X. Zhou, "Cooperating write buffer cache and virtual memory management for flash memory based systems", IEEE Real-Time and Embedded Technology and Applications Symposium, pp. 147--156, 2011.

Digital Library

Cited By

Han YPark S(2018)Energy effective data migration methodology with memory access awareness for IoT devices2018 International ECTI Northern Section Conference on Electrical, Electronics, Computer and Telecommunications Engineering (ECTI-NCON)10.1109/ECTI-NCON.2018.8378281(54-59)Online publication date: Feb-2018
https://doi.org/10.1109/ECTI-NCON.2018.8378281
Poursafaei FBazzaz MEjlali A(2017)NPAM: NVM-Aware Page Allocation for Multi-Core Embedded SystemsIEEE Transactions on Computers10.1109/TC.2017.270382466:10(1703-1716)Online publication date: 1-Oct-2017
https://doi.org/10.1109/TC.2017.2703824
Zhang ZJia ZLiu PJu L(2016)Energy Efficient Real-Time Task Scheduling for Embedded Systems with Hybrid Main MemoryJournal of Signal Processing Systems10.1007/s11265-015-0995-384:1(69-89)Online publication date: 1-Jul-2016
https://dl.acm.org/doi/10.1007/s11265-015-0995-3
Show More Cited By

Index Terms

Optimal task allocation on non-volatile memory based hybrid main memory

Recommendations

Efficient memory management of a hierarchical and a hybrid main memory for MN-MATE platform
PMAM '12: Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores

The advent of manycore in computing architecture causes severe energy consumption and memory wall problem. Thus, emerging technologies such as on-chip memory and nonvolatile memory (NVRAM) have led to a paradigm shift in computing architecture era. For ...
Redesign the Memory Allocator for Non-Volatile Main Memory
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing Systems

The non-volatile memory (NVM) has the merits of byte-addressability, fast speed, persistency and low power consumption, which make it attractive to be used as main memory. Commonly, user process dynamically acquires memory through memory allocators. ...
Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory

In this paper, we consider the task allocation problem on a hybrid main memory composed of nonvolatile memory (NVM) and dynamic random access memory (DRAM). Compared to the conventional memory technology DRAM, the emerging NVM has excellent energy ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

RACS '11: Proceedings of the 2011 ACM Symposium on Research in Applied Computation

November 2011

355 pages

ISBN:9781450310871

DOI:10.1145/2103380

General Chairs:
Rex E. Gantenbein
University of Wyoming
,
Tei-Wei Kuo
National Taiwan University, Taiwan

Copyright © 2011 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGAPP: ACM Special Interest Group on Applied Computing
ACCT: Association of Convergent Computing Technology
CUSST: University of Suwon: Center for U-city Security & Surveillance Technology of the University of Suwon
KIISE: Korean Institute of Information Scientists and Engineers
KISTI

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 November 2011

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Research Grants Council, University Grants Committee, Hong Kong

Conference

RACS '11

Sponsor:

SIGAPP
ACCT
CUSST
KIISE

RACS '11: Research in Applied Computation Symposium

November 2 - 5, 2011

Florida, Miami

Acceptance Rates

Overall Acceptance Rate 393 of 1,581 submissions, 25%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
263
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)1

Reflects downloads up to 20 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Han YPark S(2018)Energy effective data migration methodology with memory access awareness for IoT devices2018 International ECTI Northern Section Conference on Electrical, Electronics, Computer and Telecommunications Engineering (ECTI-NCON)10.1109/ECTI-NCON.2018.8378281(54-59)Online publication date: Feb-2018
https://doi.org/10.1109/ECTI-NCON.2018.8378281
Poursafaei FBazzaz MEjlali A(2017)NPAM: NVM-Aware Page Allocation for Multi-Core Embedded SystemsIEEE Transactions on Computers10.1109/TC.2017.270382466:10(1703-1716)Online publication date: 1-Oct-2017
https://doi.org/10.1109/TC.2017.2703824
Zhang ZJia ZLiu PJu L(2016)Energy Efficient Real-Time Task Scheduling for Embedded Systems with Hybrid Main MemoryJournal of Signal Processing Systems10.1007/s11265-015-0995-384:1(69-89)Online publication date: 1-Jul-2016
https://dl.acm.org/doi/10.1007/s11265-015-0995-3
Cai XJu LLi XZhang ZJia Z(2015)Energy efficient task allocation for hybrid main memory architecture2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA)10.1109/NVMSA.2015.7304371(1-6)Online publication date: Aug-2015
https://doi.org/10.1109/NVMSA.2015.7304371
Zhiyong Zhang Peng Liu Lei Ju Zhiping Jia (2014)Energy efficient real-time task scheduling for embedded systems with hybrid main memory2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications10.1109/RTCSA.2014.6910524(1-10)Online publication date: Aug-2014
https://doi.org/10.1109/RTCSA.2014.6910524
Luo HZhuge QShi LLi JSha E(2013)Accurate age counter for wear leveling on non-volatile based main memoryDesign Automation for Embedded Systems10.1007/s10617-014-9141-x17:3-4(543-564)Online publication date: 1-Sep-2013
https://dl.acm.org/doi/10.1007/s10617-014-9141-x
Shao ZLiu YChen YLi T(2012)Utilizing PCM for Energy Optimization in Embedded SystemsProceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI10.1109/ISVLSI.2012.81(398-403)Online publication date: 19-Aug-2012
https://dl.acm.org/doi/10.1109/ISVLSI.2012.81

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents