Article

Free access

Layout driven logic synthesis for FPGAs

Authors:

Shih-Chieh Chang,

Kwang-Ting Cheng,

Nam-Sung Woo,

Malgorzata Marek-SadowskaAuthors Info & Claims

DAC '94: Proceedings of the 31st annual Design Automation Conference

Pages 308 - 313

https://doi.org/10.1145/196244.196388

Published: 06 June 1994 Publication History

PDF eReader

References

[1]

Shih-Chieh. Chang and Malgorzata Marek-Sadowska, "Technology Mapping via Transformations of Function Graphs", Proc. IEEE International Conference on Computer Design, pp. 159-162, 1992.

Digital Library

Google Scholar

[2]

K.-T. Cheng and Luis A. Entrena, "Multi-Level Logic Optimization by Redundancy Addition and Removal," Proc. European Conf. on Design Automation, pp. 373-377, Feb. 1993.

Google Scholar

[3]

Luis A. Entrena and K.-T. Cheng, "Sequential Logic Optimization By Redundancy Addition And Removal", Proc. International Conference on Computer-AidedDesign, pp. 310-315, Nov. 1993.

Digital Library

Google Scholar

[4]

R.J.Francis, J.Rose and Z.Vranesic, "Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs", Proc. 28th Design Automation Conf., pp. 227-233, June 1991.

Digital Library

Google Scholar

[5]

T. Kirkland and M.R. Mercer, "A Topological Search Algorithm For ATPG," Proc. 24th Design Automation Conf., pp. 502-508, June 1987.

Digital Library

Google Scholar

[6]

R.Murgai, N. Shenoy, R.K.Brayton, and A.Sangiovanni Vincentelli. "Improved Logic Synthesis Algorithms for Table Look Up Architectures." Proc. International Conference on Computer-Aided Design, pp. 564-576, November 1991.

Google Scholar

[7]

M. Schulz and E.Auth, "Advanced Automatic Test Pattern Generation and Redundancy Identification Techniques," Proc. Fault Tolerant Computing Symposium, pp. 30-34, June 1988.

Google Scholar

[8]

"ORCA: A NEW Architecture for High-Performance FPGAs", AT&T technical report.

Google Scholar

[9]

W. Kunz and D. K. Pradhan, "Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation Digital Circuits", in Proc. Int' 1 Test Conference, pp. 816-825, October 1992.

Digital Library

Google Scholar

Cited By

View all

Gunter AWilton S(2023)A Machine Learning Approach for Predicting the Difficulty of FPGA Routing Problems2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM57271.2023.00016(63-74)Online publication date: May-2023
https://doi.org/10.1109/FCCM57271.2023.00016
Boland DCheng CKahng ALeong P(2017)Reconfigurable ComputingWiley Encyclopedia of Electrical and Electronics Engineering10.1002/047134608X.W7603.pub3(1-17)Online publication date: 15-Feb-2017
https://doi.org/10.1002/047134608X.W7603.pub3
Lam TTang WYang XWu Y(2012)ECRACM Transactions on Design Automation of Electronic Systems10.1145/2348839.234885417:4(1-21)Online publication date: 1-Oct-2012
https://dl.acm.org/doi/10.1145/2348839.2348854
Show More Cited By

Index Terms

Layout driven logic synthesis for FPGAs
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
    2. Physical design (EDA)
      1. Partitioning and floorplanning
  2. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesis

The importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
Integration of behavioral and layout synthesis: a chip synthesis approach
Optimized hardware synthesis for fpgas

Comments

Information & Contributors

Information

Published In

DAC '94: Proceedings of the 31st annual Design Automation Conference

June 1994

739 pages

ISBN:0897916530

DOI:10.1145/196244

Chairman:
Michael Lorenzetti
Mentor Graphics Corp., Wilsonville, OR

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 06 June 1994

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC94

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC94: The 31st ACM/IEEE-CAS/EDAC Design Automation Conference

June 6 - 10, 1994

California, San Diego, USA

Acceptance Rates

DAC '94 Paper Acceptance Rate 100 of 260 submissions, 38%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

52
Total Citations
View Citations
338
Total Downloads

Downloads (Last 12 months)31
Downloads (Last 6 weeks)4

Reflects downloads up to 06 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gunter AWilton S(2023)A Machine Learning Approach for Predicting the Difficulty of FPGA Routing Problems2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)10.1109/FCCM57271.2023.00016(63-74)Online publication date: May-2023
https://doi.org/10.1109/FCCM57271.2023.00016
Boland DCheng CKahng ALeong P(2017)Reconfigurable ComputingWiley Encyclopedia of Electrical and Electronics Engineering10.1002/047134608X.W7603.pub3(1-17)Online publication date: 15-Feb-2017
https://doi.org/10.1002/047134608X.W7603.pub3
Lam TTang WYang XWu Y(2012)ECRACM Transactions on Design Automation of Electronic Systems10.1145/2348839.234885417:4(1-21)Online publication date: 1-Oct-2012
https://dl.acm.org/doi/10.1145/2348839.2348854
CHIM FLAM TWU YFAN H(2011)On Structural Analysis and Efficiency for Graph-Based Rewiring TechniquesIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1587/transfun.E94.A.2853E94-A:12(2853-2865)Online publication date: 2011
https://doi.org/10.1587/transfun.E94.A.2853
Yang XLam TWu YSapatnekar S(2010)ECRProceedings of the 47th Design Automation Conference10.1145/1837274.1837400(511-516)Online publication date: 13-Jun-2010
https://dl.acm.org/doi/10.1145/1837274.1837400
Yang XXiao ZWu Y(2010)Improving redundancy addition and removal using unreachable states for sequential circuitsProceedings of 2010 IEEE International Symposium on Circuits and Systems10.1109/ISCAS.2010.5537956(3172-3175)Online publication date: May-2010
https://doi.org/10.1109/ISCAS.2010.5537956
Wu CLin THuang SHuang CWakabayashi K(2009)SAT-controlled redundancy addition and removalProceedings of the 2009 Asia and South Pacific Design Automation Conference10.5555/1509633.1509691(191-196)Online publication date: 19-Jan-2009
https://dl.acm.org/doi/10.5555/1509633.1509691
Xiaoqing Yang Wu Y(2009)Fast logic restructuring exploring fanout-reconvergent structures and extended symmetry detections2009 International Conference on Communications, Circuits and Systems10.1109/ICCCAS.2009.5250321(1113-1118)Online publication date: Jul-2009
https://doi.org/10.1109/ICCCAS.2009.5250321
Chung‐Kuan CKahng ALeong P(2007)Reconfigurable ComputingWiley Encyclopedia of Electrical and Electronics Engineering10.1002/047134608X.W7603.pub2Online publication date: 15-Jun-2007
https://doi.org/10.1002/047134608X.W7603.pub2
Khatri SSinha SBrayton RSangiovanni-Vincentelli A(2006)SPFD-based wire removal in standard-cell and network-of-PLA circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2004.82982123:7(1020-1030)Online publication date: 1-Nov-2006
https://dl.acm.org/doi/10.1109/TCAD.2004.829821
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Layout-driven RTL binding techniques for high-level synthesis

Integration of behavioral and layout synthesis: a chip synthesis approach

Optimized hardware synthesis for fpgas

Comments

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

Cited By

PDF

eReader

Login options

Full Access

References

Cited By

Index Terms

Recommendations

Layout-driven RTL binding techniques for high-level synthesis

Integration of behavioral and layout synthesis: a chip synthesis approach

Optimized hardware synthesis for fpgas

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations